aboutsummaryrefslogtreecommitdiffstats
path: root/drivers
diff options
context:
space:
mode:
authorMatt Carlson <mcarlson@broadcom.com>2007-10-21 19:16:08 -0400
committerDavid S. Miller <davem@sunset.davemloft.net>2007-10-22 05:59:50 -0400
commit9c8a620e7f85fff050a54697da44bbd1a66e8e0b (patch)
tree340bf6ddc4f38fcb2aea3bad90b3fd4a6cd13ba8 /drivers
parent6c7af27c8a2e8b85cb235a2409d3b2093b18f77d (diff)
[TG3]: Add management FW version to ethtool report
This patch appends the management firmware version to the bootcode firmware string reported through ethtool. Signed-off-by: Matt Carlson <mcarlson@broadcom.com> Signed-off-by: Michael Chan <mchan@broadcom.com> Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'drivers')
-rw-r--r--drivers/net/tg3.c83
-rw-r--r--drivers/net/tg3.h9
2 files changed, 78 insertions, 14 deletions
diff --git a/drivers/net/tg3.c b/drivers/net/tg3.c
index 253d7613b921..98f465828110 100644
--- a/drivers/net/tg3.c
+++ b/drivers/net/tg3.c
@@ -10821,9 +10821,24 @@ out_not_found:
10821 strcpy(tp->board_part_number, "none"); 10821 strcpy(tp->board_part_number, "none");
10822} 10822}
10823 10823
10824static int __devinit tg3_fw_img_is_valid(struct tg3 *tp, u32 offset)
10825{
10826 u32 val;
10827
10828 if (tg3_nvram_read_swab(tp, offset, &val) ||
10829 (val & 0xfc000000) != 0x0c000000 ||
10830 tg3_nvram_read_swab(tp, offset + 4, &val) ||
10831 val != 0)
10832 return 0;
10833
10834 return 1;
10835}
10836
10824static void __devinit tg3_read_fw_ver(struct tg3 *tp) 10837static void __devinit tg3_read_fw_ver(struct tg3 *tp)
10825{ 10838{
10826 u32 val, offset, start; 10839 u32 val, offset, start;
10840 u32 ver_offset;
10841 int i, bcnt;
10827 10842
10828 if (tg3_nvram_read_swab(tp, 0, &val)) 10843 if (tg3_nvram_read_swab(tp, 0, &val))
10829 return; 10844 return;
@@ -10836,29 +10851,71 @@ static void __devinit tg3_read_fw_ver(struct tg3 *tp)
10836 return; 10851 return;
10837 10852
10838 offset = tg3_nvram_logical_addr(tp, offset); 10853 offset = tg3_nvram_logical_addr(tp, offset);
10839 if (tg3_nvram_read_swab(tp, offset, &val)) 10854
10855 if (!tg3_fw_img_is_valid(tp, offset) ||
10856 tg3_nvram_read_swab(tp, offset + 8, &ver_offset))
10840 return; 10857 return;
10841 10858
10842 if ((val & 0xfc000000) == 0x0c000000) { 10859 offset = offset + ver_offset - start;
10843 u32 ver_offset, addr; 10860 for (i = 0; i < 16; i += 4) {
10844 int i; 10861 if (tg3_nvram_read(tp, offset + i, &val))
10862 return;
10863
10864 val = le32_to_cpu(val);
10865 memcpy(tp->fw_ver + i, &val, 4);
10866 }
10845 10867
10846 if (tg3_nvram_read_swab(tp, offset + 4, &val) || 10868 if (!(tp->tg3_flags & TG3_FLAG_ENABLE_ASF) ||
10847 tg3_nvram_read_swab(tp, offset + 8, &ver_offset)) 10869 (tp->tg3_flags & TG3_FLG3_ENABLE_APE))
10870 return;
10871
10872 for (offset = TG3_NVM_DIR_START;
10873 offset < TG3_NVM_DIR_END;
10874 offset += TG3_NVM_DIRENT_SIZE) {
10875 if (tg3_nvram_read_swab(tp, offset, &val))
10848 return; 10876 return;
10849 10877
10850 if (val != 0) 10878 if ((val >> TG3_NVM_DIRTYPE_SHIFT) == TG3_NVM_DIRTYPE_ASFINI)
10879 break;
10880 }
10881
10882 if (offset == TG3_NVM_DIR_END)
10883 return;
10884
10885 if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS))
10886 start = 0x08000000;
10887 else if (tg3_nvram_read_swab(tp, offset - 4, &start))
10888 return;
10889
10890 if (tg3_nvram_read_swab(tp, offset + 4, &offset) ||
10891 !tg3_fw_img_is_valid(tp, offset) ||
10892 tg3_nvram_read_swab(tp, offset + 8, &val))
10893 return;
10894
10895 offset += val - start;
10896
10897 bcnt = strlen(tp->fw_ver);
10898
10899 tp->fw_ver[bcnt++] = ',';
10900 tp->fw_ver[bcnt++] = ' ';
10901
10902 for (i = 0; i < 4; i++) {
10903 if (tg3_nvram_read(tp, offset, &val))
10851 return; 10904 return;
10852 10905
10853 addr = offset + ver_offset - start; 10906 val = le32_to_cpu(val);
10854 for (i = 0; i < 16; i += 4) { 10907 offset += sizeof(val);
10855 if (tg3_nvram_read(tp, addr + i, &val))
10856 return;
10857 10908
10858 val = cpu_to_le32(val); 10909 if (bcnt > TG3_VER_SIZE - sizeof(val)) {
10859 memcpy(tp->fw_ver + i, &val, 4); 10910 memcpy(&tp->fw_ver[bcnt], &val, TG3_VER_SIZE - bcnt);
10911 break;
10860 } 10912 }
10913
10914 memcpy(&tp->fw_ver[bcnt], &val, sizeof(val));
10915 bcnt += sizeof(val);
10861 } 10916 }
10917
10918 tp->fw_ver[TG3_VER_SIZE - 1] = 0;
10862} 10919}
10863 10920
10864static struct pci_dev * __devinit tg3_find_peer(struct tg3 *); 10921static struct pci_dev * __devinit tg3_find_peer(struct tg3 *);
diff --git a/drivers/net/tg3.h b/drivers/net/tg3.h
index 6dbdad2b8f88..495a1dfaba5a 100644
--- a/drivers/net/tg3.h
+++ b/drivers/net/tg3.h
@@ -1540,6 +1540,12 @@
1540#define TG3_EEPROM_MAGIC_HW 0xabcd 1540#define TG3_EEPROM_MAGIC_HW 0xabcd
1541#define TG3_EEPROM_MAGIC_HW_MSK 0xffff 1541#define TG3_EEPROM_MAGIC_HW_MSK 0xffff
1542 1542
1543#define TG3_NVM_DIR_START 0x18
1544#define TG3_NVM_DIR_END 0x78
1545#define TG3_NVM_DIRENT_SIZE 0xc
1546#define TG3_NVM_DIRTYPE_SHIFT 24
1547#define TG3_NVM_DIRTYPE_ASFINI 1
1548
1543/* 32K Window into NIC internal memory */ 1549/* 32K Window into NIC internal memory */
1544#define NIC_SRAM_WIN_BASE 0x00008000 1550#define NIC_SRAM_WIN_BASE 0x00008000
1545 1551
@@ -2418,7 +2424,8 @@ struct tg3 {
2418 u32 pci_cmd; 2424 u32 pci_cmd;
2419 2425
2420 char board_part_number[24]; 2426 char board_part_number[24];
2421 char fw_ver[16]; 2427#define TG3_VER_SIZE 32
2428 char fw_ver[TG3_VER_SIZE];
2422 u32 nic_sram_data_cfg; 2429 u32 nic_sram_data_cfg;
2423 u32 pci_clock_ctrl; 2430 u32 pci_clock_ctrl;
2424 struct pci_dev *pdev_peer; 2431 struct pci_dev *pdev_peer;