aboutsummaryrefslogtreecommitdiffstats
path: root/drivers
diff options
context:
space:
mode:
authorWey-Yi Guy <wey-yi.w.guy@intel.com>2010-01-15 16:43:38 -0500
committerJohn W. Linville <linville@tuxdriver.com>2010-01-19 16:25:12 -0500
commit2a11df6ee58d1b1fc7e5ecd7593a04d7555dc522 (patch)
tree2b455d6ebb575023bd1f16341623346b6dcc1581 /drivers
parent2be76703a3afb281155894ac52d34f7f5d736633 (diff)
iwlwifi: software w/a for h/w bug cause Rx bit get clear
This is a w/a for a hardware bug. the h/w bug may cause the Rx bit (bit 15 before shifting it to 31) to clear when using interrupt coalescing. This does not mean frames are lost - their processing is just delayed until next interrupt arrives. Signed-off-by: Wey-Yi Guy <wey-yi.w.guy@intel.com> Signed-off-by: Reinette Chatre <reinette.chatre@intel.com> Signed-off-by: John W. Linville <linville@tuxdriver.com>
Diffstat (limited to 'drivers')
-rw-r--r--drivers/net/wireless/iwlwifi/iwl-core.c10
1 files changed, 10 insertions, 0 deletions
diff --git a/drivers/net/wireless/iwlwifi/iwl-core.c b/drivers/net/wireless/iwlwifi/iwl-core.c
index 29eb7b4dc7d4..9d6c144d0701 100644
--- a/drivers/net/wireless/iwlwifi/iwl-core.c
+++ b/drivers/net/wireless/iwlwifi/iwl-core.c
@@ -1803,6 +1803,16 @@ irqreturn_t iwl_isr_ict(int irq, void *data)
1803 if (val == 0xffffffff) 1803 if (val == 0xffffffff)
1804 val = 0; 1804 val = 0;
1805 1805
1806 /*
1807 * this is a w/a for a h/w bug. the h/w bug may cause the Rx bit
1808 * (bit 15 before shifting it to 31) to clear when using interrupt
1809 * coalescing. fortunately, bits 18 and 19 stay set when this happens
1810 * so we use them to decide on the real state of the Rx bit.
1811 * In order words, bit 15 is set if bit 18 or bit 19 are set.
1812 */
1813 if (val & 0xC0000)
1814 val |= 0x8000;
1815
1806 inta = (0xff & val) | ((0xff00 & val) << 16); 1816 inta = (0xff & val) | ((0xff00 & val) << 16);
1807 IWL_DEBUG_ISR(priv, "ISR inta 0x%08x, enabled 0x%08x ict 0x%08x\n", 1817 IWL_DEBUG_ISR(priv, "ISR inta 0x%08x, enabled 0x%08x ict 0x%08x\n",
1808 inta, inta_mask, val); 1818 inta, inta_mask, val);