diff options
author | Alex Deucher <alexdeucher@gmail.com> | 2010-03-26 19:36:33 -0400 |
---|---|---|
committer | Dave Airlie <airlied@redhat.com> | 2010-03-30 23:12:39 -0400 |
commit | 97586c422b38c4c12e2b5011d59c401d03d09ed6 (patch) | |
tree | 873cb566e3fbb3c698f8b56fb3972361d53f3f78 /drivers | |
parent | 6bb118012ab0462d5ebc3ab17eb278416532cf15 (diff) |
drm/radeon/r6xx/r7xx: further safe reg clean up
- remove a few more drm only regs
- remove sampler, alu, bool, loop constant regs.
They are set via separate packet3's already
Signed-off-by: Alex Deucher <alexdeucher@gmail.com>
Signed-off-by: Dave Airlie <airlied@redhat.com>
Diffstat (limited to 'drivers')
-rw-r--r-- | drivers/gpu/drm/radeon/reg_srcs/r600 | 19 |
1 files changed, 0 insertions, 19 deletions
diff --git a/drivers/gpu/drm/radeon/reg_srcs/r600 b/drivers/gpu/drm/radeon/reg_srcs/r600 index bc062f9a847f..af0da4ae3f55 100644 --- a/drivers/gpu/drm/radeon/reg_srcs/r600 +++ b/drivers/gpu/drm/radeon/reg_srcs/r600 | |||
@@ -26,20 +26,16 @@ r600 0x9400 | |||
26 | 0x00028408 VGT_INDX_OFFSET | 26 | 0x00028408 VGT_INDX_OFFSET |
27 | 0x00028AA0 VGT_INSTANCE_STEP_RATE_0 | 27 | 0x00028AA0 VGT_INSTANCE_STEP_RATE_0 |
28 | 0x00028AA4 VGT_INSTANCE_STEP_RATE_1 | 28 | 0x00028AA4 VGT_INSTANCE_STEP_RATE_1 |
29 | 0x000088C0 VGT_LAST_COPY_STATE | ||
30 | 0x00028400 VGT_MAX_VTX_INDX | 29 | 0x00028400 VGT_MAX_VTX_INDX |
31 | 0x000088D8 VGT_MC_LAT_CNTL | ||
32 | 0x00028404 VGT_MIN_VTX_INDX | 30 | 0x00028404 VGT_MIN_VTX_INDX |
33 | 0x00028A94 VGT_MULTI_PRIM_IB_RESET_EN | 31 | 0x00028A94 VGT_MULTI_PRIM_IB_RESET_EN |
34 | 0x0002840C VGT_MULTI_PRIM_IB_RESET_INDX | 32 | 0x0002840C VGT_MULTI_PRIM_IB_RESET_INDX |
35 | 0x00008970 VGT_NUM_INDICES | 33 | 0x00008970 VGT_NUM_INDICES |
36 | 0x00008974 VGT_NUM_INSTANCES | 34 | 0x00008974 VGT_NUM_INSTANCES |
37 | 0x00028A10 VGT_OUTPUT_PATH_CNTL | 35 | 0x00028A10 VGT_OUTPUT_PATH_CNTL |
38 | 0x00028C5C VGT_OUT_DEALLOC_CNTL | ||
39 | 0x00028A84 VGT_PRIMITIVEID_EN | 36 | 0x00028A84 VGT_PRIMITIVEID_EN |
40 | 0x00008958 VGT_PRIMITIVE_TYPE | 37 | 0x00008958 VGT_PRIMITIVE_TYPE |
41 | 0x00028AB4 VGT_REUSE_OFF | 38 | 0x00028AB4 VGT_REUSE_OFF |
42 | 0x00028C58 VGT_VERTEX_REUSE_BLOCK_CNTL | ||
43 | 0x00028AB8 VGT_VTX_CNT_EN | 39 | 0x00028AB8 VGT_VTX_CNT_EN |
44 | 0x000088B0 VGT_VTX_VECT_EJECT_REG | 40 | 0x000088B0 VGT_VTX_VECT_EJECT_REG |
45 | 0x00028810 PA_CL_CLIP_CNTL | 41 | 0x00028810 PA_CL_CLIP_CNTL |
@@ -319,18 +315,6 @@ r600 0x9400 | |||
319 | 0x000283FC SQ_VTX_SEMANTIC_31 | 315 | 0x000283FC SQ_VTX_SEMANTIC_31 |
320 | 0x000288E0 SQ_VTX_SEMANTIC_CLEAR | 316 | 0x000288E0 SQ_VTX_SEMANTIC_CLEAR |
321 | 0x0003CFF4 SQ_VTX_START_INST_LOC | 317 | 0x0003CFF4 SQ_VTX_START_INST_LOC |
322 | 0x0003C000 SQ_TEX_SAMPLER_WORD0_0 | ||
323 | 0x0003C004 SQ_TEX_SAMPLER_WORD1_0 | ||
324 | 0x0003C008 SQ_TEX_SAMPLER_WORD2_0 | ||
325 | 0x00030000 SQ_ALU_CONSTANT0_0 | ||
326 | 0x00030004 SQ_ALU_CONSTANT1_0 | ||
327 | 0x00030008 SQ_ALU_CONSTANT2_0 | ||
328 | 0x0003000C SQ_ALU_CONSTANT3_0 | ||
329 | 0x0003E380 SQ_BOOL_CONST_0 | ||
330 | 0x0003E384 SQ_BOOL_CONST_1 | ||
331 | 0x0003E388 SQ_BOOL_CONST_2 | ||
332 | 0x0003E200 SQ_LOOP_CONST_0 | ||
333 | 0x0003E200 SQ_LOOP_CONST_DX10_0 | ||
334 | 0x000281C0 SQ_ALU_CONST_BUFFER_SIZE_GS_0 | 318 | 0x000281C0 SQ_ALU_CONST_BUFFER_SIZE_GS_0 |
335 | 0x000281C4 SQ_ALU_CONST_BUFFER_SIZE_GS_1 | 319 | 0x000281C4 SQ_ALU_CONST_BUFFER_SIZE_GS_1 |
336 | 0x000281C8 SQ_ALU_CONST_BUFFER_SIZE_GS_2 | 320 | 0x000281C8 SQ_ALU_CONST_BUFFER_SIZE_GS_2 |
@@ -445,9 +429,6 @@ r600 0x9400 | |||
445 | 0x00028438 SX_ALPHA_REF | 429 | 0x00028438 SX_ALPHA_REF |
446 | 0x00028410 SX_ALPHA_TEST_CONTROL | 430 | 0x00028410 SX_ALPHA_TEST_CONTROL |
447 | 0x00028350 SX_MISC | 431 | 0x00028350 SX_MISC |
448 | 0x0000A020 SMX_DC_CTL0 | ||
449 | 0x0000A024 SMX_DC_CTL1 | ||
450 | 0x0000A028 SMX_DC_CTL2 | ||
451 | 0x00009604 TC_INVALIDATE | 432 | 0x00009604 TC_INVALIDATE |
452 | 0x00009400 TD_FILTER4 | 433 | 0x00009400 TD_FILTER4 |
453 | 0x00009404 TD_FILTER4_1 | 434 | 0x00009404 TD_FILTER4_1 |