diff options
author | Anatolij Gustschin <agust@denx.de> | 2011-05-24 09:19:48 -0400 |
---|---|---|
committer | Anatolij Gustschin <agust@denx.de> | 2011-05-24 10:28:52 -0400 |
commit | f8a6b1f44833a4eb4c323b8b71fc592646212090 (patch) | |
tree | 99b10399dbdc7f817c51bedd55efed943aeb555b /drivers/video/mb862xx/mb862xx_reg.h | |
parent | 12ed0c4baa4144ab3560ae793b5120316d74c0fe (diff) |
video: mb862xx: add support for controller's I2C bus adapter
Add adapter driver for I2C adapter in Coral-P(A)/Lime GDCs.
So we can easily access devices on controller's I2C bus using
i2c-dev interface.
Signed-off-by: Anatolij Gustschin <agust@denx.de>
Diffstat (limited to 'drivers/video/mb862xx/mb862xx_reg.h')
-rw-r--r-- | drivers/video/mb862xx/mb862xx_reg.h | 21 |
1 files changed, 21 insertions, 0 deletions
diff --git a/drivers/video/mb862xx/mb862xx_reg.h b/drivers/video/mb862xx/mb862xx_reg.h index 737fc011caff..5784b018f15d 100644 --- a/drivers/video/mb862xx/mb862xx_reg.h +++ b/drivers/video/mb862xx/mb862xx_reg.h | |||
@@ -80,6 +80,27 @@ | |||
80 | 80 | ||
81 | #define GC_DISP_REFCLK_400 400 | 81 | #define GC_DISP_REFCLK_400 400 |
82 | 82 | ||
83 | /* I2C */ | ||
84 | #define GC_I2C_BSR 0x00000000 /* BSR */ | ||
85 | #define GC_I2C_BCR 0x00000004 /* BCR */ | ||
86 | #define GC_I2C_CCR 0x00000008 /* CCR */ | ||
87 | #define GC_I2C_ADR 0x0000000C /* ADR */ | ||
88 | #define GC_I2C_DAR 0x00000010 /* DAR */ | ||
89 | |||
90 | #define I2C_DISABLE 0x00000000 | ||
91 | #define I2C_STOP 0x00000000 | ||
92 | #define I2C_START 0x00000010 | ||
93 | #define I2C_REPEATED_START 0x00000030 | ||
94 | #define I2C_CLOCK_AND_ENABLE 0x0000003f | ||
95 | #define I2C_READY 0x01 | ||
96 | #define I2C_INT 0x01 | ||
97 | #define I2C_INTE 0x02 | ||
98 | #define I2C_ACK 0x08 | ||
99 | #define I2C_BER 0x80 | ||
100 | #define I2C_BEIE 0x40 | ||
101 | #define I2C_TRX 0x80 | ||
102 | #define I2C_LRB 0x10 | ||
103 | |||
83 | /* Carmine specific */ | 104 | /* Carmine specific */ |
84 | #define MB86297_DRAW_BASE 0x00020000 | 105 | #define MB86297_DRAW_BASE 0x00020000 |
85 | #define MB86297_DISP0_BASE 0x00100000 | 106 | #define MB86297_DISP0_BASE 0x00100000 |