aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/video/intelfb/intelfbhw.h
diff options
context:
space:
mode:
authorKrzysztof Halasa <khc@pm.waw.pl>2007-10-16 04:29:33 -0400
committerLinus Torvalds <torvalds@woody.linux-foundation.org>2007-10-16 12:43:19 -0400
commitee5618f4937dcbff15e504663d81a7adb3d849bf (patch)
tree3fec7a2565f4f123ab2ccd0b3243e3bf49f16b6b /drivers/video/intelfb/intelfbhw.h
parent689c9568f54747c13f287ae53956281e7cd810fa (diff)
Intel FB: obvious changes and corrections
Intel FB: obvious changes and corrections Signed-off-by: Krzysztof Halasa <khc@pm.waw.pl> Cc: "Antonino A. Daplas" <adaplas@pol.net> Cc: <sylvain.meyer@worldonline.fr> Signed-off-by: Andrew Morton <akpm@linux-foundation.org> Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
Diffstat (limited to 'drivers/video/intelfb/intelfbhw.h')
-rw-r--r--drivers/video/intelfb/intelfbhw.h4
1 files changed, 3 insertions, 1 deletions
diff --git a/drivers/video/intelfb/intelfbhw.h b/drivers/video/intelfb/intelfbhw.h
index 1a4df251b540..3cbfcef83361 100644
--- a/drivers/video/intelfb/intelfbhw.h
+++ b/drivers/video/intelfb/intelfbhw.h
@@ -93,7 +93,7 @@
93#define IIR 0x20A4 93#define IIR 0x20A4
94#define IMR 0x20A8 94#define IMR 0x20A8
95#define VSYNC_PIPE_A_INTERRUPT (1 << 7) 95#define VSYNC_PIPE_A_INTERRUPT (1 << 7)
96#define PIPE_A_EVENT_INTERRUPT (1 << 4) 96#define PIPE_A_EVENT_INTERRUPT (1 << 6)
97#define VSYNC_PIPE_B_INTERRUPT (1 << 5) 97#define VSYNC_PIPE_B_INTERRUPT (1 << 5)
98#define PIPE_B_EVENT_INTERRUPT (1 << 4) 98#define PIPE_B_EVENT_INTERRUPT (1 << 4)
99#define HOST_PORT_EVENT_INTERRUPT (1 << 3) 99#define HOST_PORT_EVENT_INTERRUPT (1 << 3)
@@ -276,6 +276,8 @@
276#define DVOB_SRCDIM 0x61144 276#define DVOB_SRCDIM 0x61144
277#define DVOC_SRCDIM 0x61164 277#define DVOC_SRCDIM 0x61164
278 278
279#define PIPEA_DSL 0x70000
280#define PIPEB_DSL 0x71000
279#define PIPEACONF 0x70008 281#define PIPEACONF 0x70008
280#define PIPEBCONF 0x71008 282#define PIPEBCONF 0x71008
281#define PIPECONF_ENABLE (1 << 31) 283#define PIPECONF_ENABLE (1 << 31)