aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/usb/host/xhci.h
diff options
context:
space:
mode:
authorSarah Sharp <sarah.a.sharp@linux.intel.com>2009-09-02 15:14:28 -0400
committerGreg Kroah-Hartman <gregkh@suse.de>2009-09-23 09:46:18 -0400
commit624defa12f304b4d11eda309bc207fa5a1900d0f (patch)
treefb350ade85d9f1703c28eae0b2683c0a70aec8a7 /drivers/usb/host/xhci.h
parent2f697f6cbff155b3ce4053a50cdf00b5be4dda11 (diff)
USB: xhci: Support interrupt transfers.
Interrupt transfers are submitted to the xHCI hardware using the same TRB type as bulk transfers. Re-use the bulk transfer enqueueing code to enqueue interrupt transfers. Interrupt transfers are a bit different than bulk transfers. When the interrupt endpoint is to be serviced, the xHC will consume (at most) one TD. A TD (comprised of sg list entries) can take several service intervals to transmit. The important thing for device drivers to note is that if they use the scatter gather interface to submit interrupt requests, they will not get data sent from two different scatter gather lists in the same service interval. For now, the xHCI driver will use the service interval from the endpoint's descriptor (bInterval). Drivers will need a hook to poll at a more frequent interval. Set urb->interval to the interval that the xHCI hardware will use. Signed-off-by: Sarah Sharp <sarah.a.sharp@linux.intel.com> Cc: stable <stable@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
Diffstat (limited to 'drivers/usb/host/xhci.h')
-rw-r--r--drivers/usb/host/xhci.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/drivers/usb/host/xhci.h b/drivers/usb/host/xhci.h
index bc64b500feb8..a7728aa91582 100644
--- a/drivers/usb/host/xhci.h
+++ b/drivers/usb/host/xhci.h
@@ -581,6 +581,7 @@ struct xhci_ep_ctx {
581/* bit 15 is Linear Stream Array */ 581/* bit 15 is Linear Stream Array */
582/* Interval - period between requests to an endpoint - 125u increments. */ 582/* Interval - period between requests to an endpoint - 125u increments. */
583#define EP_INTERVAL(p) ((p & 0xff) << 16) 583#define EP_INTERVAL(p) ((p & 0xff) << 16)
584#define EP_INTERVAL_TO_UFRAMES(p) (1 << (((p) >> 16) & 0xff))
584 585
585/* ep_info2 bitmasks */ 586/* ep_info2 bitmasks */
586/* 587/*
@@ -1223,6 +1224,8 @@ int xhci_queue_ctrl_tx(struct xhci_hcd *xhci, gfp_t mem_flags, struct urb *urb,
1223 int slot_id, unsigned int ep_index); 1224 int slot_id, unsigned int ep_index);
1224int xhci_queue_bulk_tx(struct xhci_hcd *xhci, gfp_t mem_flags, struct urb *urb, 1225int xhci_queue_bulk_tx(struct xhci_hcd *xhci, gfp_t mem_flags, struct urb *urb,
1225 int slot_id, unsigned int ep_index); 1226 int slot_id, unsigned int ep_index);
1227int xhci_queue_intr_tx(struct xhci_hcd *xhci, gfp_t mem_flags, struct urb *urb,
1228 int slot_id, unsigned int ep_index);
1226int xhci_queue_configure_endpoint(struct xhci_hcd *xhci, dma_addr_t in_ctx_ptr, 1229int xhci_queue_configure_endpoint(struct xhci_hcd *xhci, dma_addr_t in_ctx_ptr,
1227 u32 slot_id); 1230 u32 slot_id);
1228int xhci_queue_evaluate_context(struct xhci_hcd *xhci, dma_addr_t in_ctx_ptr, 1231int xhci_queue_evaluate_context(struct xhci_hcd *xhci, dma_addr_t in_ctx_ptr,