Merge tag 'cleanup-3.15' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc

Pull ARM SoC cleanups from Arnd Bergmann:
 "These cleanup patches are mainly move stuff around and should all be
  harmless.  They are mainly split out so that other branches can be
  based on top to avoid conflicts.

  Notable changes are:

   - We finally remove all mach/timex.h, after CLOCK_TICK_RATE is no
     longer used (Uwe Kleine-König)
   - The Qualcomm MSM platform is split out into legacy mach-msm and
     new-style mach-qcom, to allow easier maintainance of the new
     hardware support without regressions (Kumar Gala)
   - A rework of some of the Kconfig logic to simplify multiplatform
     support (Rob Herring)
   - Samsung Exynos gets closer to supporting multiplatform (Sachin
     Kamat and others)
   - mach-bcm3528 gets merged into mach-bcm (Stephen Warren)
   - at91 gains some common clock framework support (Alexandre Belloni,
     Jean-Jacques Hiblot and other French people)"

* tag 'cleanup-3.15' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc: (89 commits)
  ARM: hisi: select HAVE_ARM_SCU only for SMP
  ARM: efm32: allow uncompress debug output
  ARM: prima2: build reset code standalone
  ARM: at91: add PWM clock
  ARM: at91: move sam9261 SoC to common clk
  ARM: at91: prepare common clk transition for sam9261 SoC
  ARM: at91: updated the at91_dt_defconfig with support for the ADS7846
  ARM: at91: dt: sam9261: Device Tree support for the at91sam9261ek
  ARM: at91: dt: defconfig: Added the sam9261 to the list of DT-enabled SOCs
  ARM: at91: dt: Add at91sam9261 dt SoC support
  ARM: at91: switch sam9rl to common clock framework
  ARM: at91/dt: define main clk frequency of at91sam9rlek
  ARM: at91/dt: define at91sam9rl clocks
  ARM: at91: prepare common clk transition for sam9rl SoCs
  ARM: at91: prepare sam9 dt boards transition to common clk
  ARM: at91: dt: sam9rl: Device Tree for the at91sam9rlek
  ARM: at91/defconfig: Add the sam9rl to the list of DT-enabled SOCs
  ARM: at91: Add at91sam9rl DT SoC support
  ARM: at91: prepare at91sam9rl DT transition
  ARM: at91/defconfig: refresh at91sam9260_9g20_defconfig
  ...

1 files changed, 31 insertions, 18 deletions

diff --git a/drivers/tty/serial/atmel_serial.c b/drivers/tty/serial/atmel_serial.c
index b0603e1f7d82..53eeea13ff16 100644
--- a/drivers/tty/serial/atmel_serial.c
+++ b/drivers/tty/serial/atmel_serial.c
@@ -35,21 +35,18 @@
 #include <linux/platform_device.h>
 #include <linux/of.h>
 #include <linux/of_device.h>
+#include <linux/of_gpio.h>
 #include <linux/dma-mapping.h>
 #include <linux/atmel_pdc.h>
 #include <linux/atmel_serial.h>
 #include <linux/uaccess.h>
 #include <linux/platform_data/atmel.h>
 #include <linux/timer.h>
+#include <linux/gpio.h>
 
 #include <asm/io.h>
 #include <asm/ioctls.h>
 
-#ifdef CONFIG_ARM
-#include <mach/cpu.h>
-#include <asm/gpio.h>
-#endif
-
 #define PDC_BUFFER_SIZE         512
 /* Revisit: We should calculate this based on the actual port settings */
 #define PDC_RX_TIMEOUT          (3 * 10)                /* 3 bytes */
@@ -165,6 +162,7 @@ struct atmel_uart_port {
         struct circ_buf         rx_ring;
 
         struct serial_rs485     rs485;          /* rs485 settings */
+        int                     rts_gpio;       /* optional RTS GPIO */
         unsigned int            tx_done_mask;
         bool                    is_usart;       /* usart or uart */
         struct timer_list       uart_timer;     /* uart timer */
@@ -298,20 +296,16 @@ static void atmel_set_mctrl(struct uart_port *port, u_int mctrl)
         unsigned int mode;
         struct atmel_uart_port *atmel_port = to_atmel_uart_port(port);
 
-#ifdef CONFIG_ARCH_AT91RM9200
-        if (cpu_is_at91rm9200()) {
-                /*
-                 * AT91RM9200 Errata #39: RTS0 is not internally connected
-                 * to PA21. We need to drive the pin manually.
-                 */
-                if (port->mapbase == AT91RM9200_BASE_US0) {
-                        if (mctrl & TIOCM_RTS)
-                                at91_set_gpio_value(AT91_PIN_PA21, 0);
-                        else
-                                at91_set_gpio_value(AT91_PIN_PA21, 1);
-                }
+        /*
+         * AT91RM9200 Errata #39: RTS0 is not internally connected
+         * to PA21. We need to drive the pin as a GPIO.
+         */
+        if (gpio_is_valid(atmel_port->rts_gpio)) {
+                if (mctrl & TIOCM_RTS)
+                        gpio_set_value(atmel_port->rts_gpio, 0);
+                else
+                        gpio_set_value(atmel_port->rts_gpio, 1);
         }
-#endif
 
         if (mctrl & TIOCM_RTS)
                 control |= ATMEL_US_RTSEN;
@@ -2365,6 +2359,25 @@ static int atmel_serial_probe(struct platform_device *pdev)
         port = &atmel_ports[ret];
         port->backup_imr = 0;
         port->uart.line = ret;
+        port->rts_gpio = -EINVAL; /* Invalid, zero could be valid */
+        if (pdata)
+                port->rts_gpio = pdata->rts_gpio;
+        else if (np)
+                port->rts_gpio = of_get_named_gpio(np, "rts-gpios", 0);
+
+        if (gpio_is_valid(port->rts_gpio)) {
+                ret = devm_gpio_request(&pdev->dev, port->rts_gpio, "RTS");
+                if (ret) {
+                        dev_err(&pdev->dev, "error requesting RTS GPIO\n");
+                        goto err;
+                }
+                /* Default to 1 as RTS is active low */
+                ret = gpio_direction_output(port->rts_gpio, 1);
+                if (ret) {
+                        dev_err(&pdev->dev, "error setting up RTS GPIO\n");
+                        goto err;
+                }
+        }
 
         ret = atmel_init_port(port, pdev);
         if (ret)