aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/ssb/driver_chipcommon.c
diff options
context:
space:
mode:
authorMichael Buesch <mb@bu3sch.de>2008-02-19 10:22:50 -0500
committerJohn W. Linville <linville@tuxdriver.com>2008-02-20 20:11:49 -0500
commit53521d8c90d366191b6c134f88a8ebe83de60614 (patch)
tree2d4b8bed0db743927586389ab035aab816d22f36 /drivers/ssb/driver_chipcommon.c
parentc2bcbe65fc88d61f9a806367ff6eab76c9eabb3a (diff)
ssb: Make the GPIO API reentrancy safe
This fixes the GPIO API to be reentrancy safe. Signed-off-by: Michael Buesch <mb@bu3sch.de> Signed-off-by: John W. Linville <linville@tuxdriver.com>
Diffstat (limited to 'drivers/ssb/driver_chipcommon.c')
-rw-r--r--drivers/ssb/driver_chipcommon.c6
1 files changed, 0 insertions, 6 deletions
diff --git a/drivers/ssb/driver_chipcommon.c b/drivers/ssb/driver_chipcommon.c
index 7ea0c0faa9ab..e586321a473a 100644
--- a/drivers/ssb/driver_chipcommon.c
+++ b/drivers/ssb/driver_chipcommon.c
@@ -357,37 +357,31 @@ u32 ssb_chipco_gpio_in(struct ssb_chipcommon *cc, u32 mask)
357{ 357{
358 return chipco_read32(cc, SSB_CHIPCO_GPIOIN) & mask; 358 return chipco_read32(cc, SSB_CHIPCO_GPIOIN) & mask;
359} 359}
360EXPORT_SYMBOL(ssb_chipco_gpio_in);
361 360
362u32 ssb_chipco_gpio_out(struct ssb_chipcommon *cc, u32 mask, u32 value) 361u32 ssb_chipco_gpio_out(struct ssb_chipcommon *cc, u32 mask, u32 value)
363{ 362{
364 return chipco_write32_masked(cc, SSB_CHIPCO_GPIOOUT, mask, value); 363 return chipco_write32_masked(cc, SSB_CHIPCO_GPIOOUT, mask, value);
365} 364}
366EXPORT_SYMBOL(ssb_chipco_gpio_out);
367 365
368u32 ssb_chipco_gpio_outen(struct ssb_chipcommon *cc, u32 mask, u32 value) 366u32 ssb_chipco_gpio_outen(struct ssb_chipcommon *cc, u32 mask, u32 value)
369{ 367{
370 return chipco_write32_masked(cc, SSB_CHIPCO_GPIOOUTEN, mask, value); 368 return chipco_write32_masked(cc, SSB_CHIPCO_GPIOOUTEN, mask, value);
371} 369}
372EXPORT_SYMBOL(ssb_chipco_gpio_outen);
373 370
374u32 ssb_chipco_gpio_control(struct ssb_chipcommon *cc, u32 mask, u32 value) 371u32 ssb_chipco_gpio_control(struct ssb_chipcommon *cc, u32 mask, u32 value)
375{ 372{
376 return chipco_write32_masked(cc, SSB_CHIPCO_GPIOCTL, mask, value); 373 return chipco_write32_masked(cc, SSB_CHIPCO_GPIOCTL, mask, value);
377} 374}
378EXPORT_SYMBOL(ssb_chipco_gpio_control);
379 375
380u32 ssb_chipco_gpio_intmask(struct ssb_chipcommon *cc, u32 mask, u32 value) 376u32 ssb_chipco_gpio_intmask(struct ssb_chipcommon *cc, u32 mask, u32 value)
381{ 377{
382 return chipco_write32_masked(cc, SSB_CHIPCO_GPIOIRQ, mask, value); 378 return chipco_write32_masked(cc, SSB_CHIPCO_GPIOIRQ, mask, value);
383} 379}
384EXPORT_SYMBOL(ssb_chipco_gpio_intmask);
385 380
386u32 ssb_chipco_gpio_polarity(struct ssb_chipcommon *cc, u32 mask, u32 value) 381u32 ssb_chipco_gpio_polarity(struct ssb_chipcommon *cc, u32 mask, u32 value)
387{ 382{
388 return chipco_write32_masked(cc, SSB_CHIPCO_GPIOPOL, mask, value); 383 return chipco_write32_masked(cc, SSB_CHIPCO_GPIOPOL, mask, value);
389} 384}
390EXPORT_SYMBOL(ssb_chipco_gpio_polarity);
391 385
392#ifdef CONFIG_SSB_SERIAL 386#ifdef CONFIG_SSB_SERIAL
393int ssb_chipco_serial_init(struct ssb_chipcommon *cc, 387int ssb_chipco_serial_init(struct ssb_chipcommon *cc,