aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/spi/Kconfig
diff options
context:
space:
mode:
authorAndrei Konovalov <akonovalov@ru.mvista.com>2007-07-17 07:04:11 -0400
committerLinus Torvalds <torvalds@woody.linux-foundation.org>2007-07-17 13:23:05 -0400
commitae918c02d365c884bccb193960db41364868bb7b (patch)
tree5de1aea4e976c01e50e8bd0640835f719297c464 /drivers/spi/Kconfig
parent447aef1a19135a69bfd725c33f7e753740cb8447 (diff)
SPI master driver for Xilinx virtex
Simple SPI master driver for Xilinx SPI controller. No support for multiple masters. Not using level 1 drivers from EDK. [akpm@linux-foundation.org: uninlining] Signed-off-by: Yuri Frolov <yfrolov@ru.mvista.com> Signed-off-by: Andrei Konovalov <akonovalov@ru.mvista.com> Cc: Kumar Gala <galak@gate.crashing.org> Cc: David Brownell <david-b@pacbell.net> Signed-off-by: Andrew Morton <akpm@linux-foundation.org> Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
Diffstat (limited to 'drivers/spi/Kconfig')
-rw-r--r--drivers/spi/Kconfig11
1 files changed, 11 insertions, 0 deletions
diff --git a/drivers/spi/Kconfig b/drivers/spi/Kconfig
index a49270eae660..22feb3c8de55 100644
--- a/drivers/spi/Kconfig
+++ b/drivers/spi/Kconfig
@@ -167,6 +167,17 @@ config SPI_S3C24XX_GPIO
167 GPIO lines to provide the SPI bus. This can be used where 167 GPIO lines to provide the SPI bus. This can be used where
168 the inbuilt hardware cannot provide the transfer mode, or 168 the inbuilt hardware cannot provide the transfer mode, or
169 where the board is using non hardware connected pins. 169 where the board is using non hardware connected pins.
170
171config SPI_XILINX
172 tristate "Xilinx SPI controller"
173 depends on SPI_MASTER && XILINX_VIRTEX && EXPERIMENTAL
174 select SPI_BITBANG
175 help
176 This exposes the SPI controller IP from the Xilinx EDK.
177
178 See the "OPB Serial Peripheral Interface (SPI) (v1.00e)"
179 Product Specification document (DS464) for hardware details.
180
170# 181#
171# Add new SPI master controllers in alphabetical order above this line 182# Add new SPI master controllers in alphabetical order above this line
172# 183#