aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/scsi/mvsas
diff options
context:
space:
mode:
authorXiangliang Yu <yuxiangl@marvell.com>2011-09-29 03:34:55 -0400
committerJames Bottomley <JBottomley@Parallels.com>2011-10-02 14:17:27 -0400
commit3a4b7efe7fa8ce3822f6139cddce4bae24c9ffe6 (patch)
treebfeb050365c5bcd7a40435e3a7b047c5fb6a7a1b /drivers/scsi/mvsas
parentaa117dd14372e1b0bed651af2db1be670b595032 (diff)
[SCSI] mvsas: expander write performance enhancement
with 1 expander, connect 8 HDD, the write performance will be improved by 80%. Signed-off-by: Xiangliang Yu <yuxiangl@marvell.com> Signed-off-by: James Bottomley <JBottomley@Parallels.com>
Diffstat (limited to 'drivers/scsi/mvsas')
-rw-r--r--drivers/scsi/mvsas/mv_94xx.c9
-rw-r--r--drivers/scsi/mvsas/mv_defs.h1
2 files changed, 10 insertions, 0 deletions
diff --git a/drivers/scsi/mvsas/mv_94xx.c b/drivers/scsi/mvsas/mv_94xx.c
index 016d3d41f23a..130d8036a2b5 100644
--- a/drivers/scsi/mvsas/mv_94xx.c
+++ b/drivers/scsi/mvsas/mv_94xx.c
@@ -510,6 +510,15 @@ static int __devinit mvs_94xx_init(struct mvs_info *mvi)
510 tmp |= CINT_PHY_MASK; 510 tmp |= CINT_PHY_MASK;
511 mw32(MVS_INT_MASK, tmp); 511 mw32(MVS_INT_MASK, tmp);
512 512
513 /* tune STP performance */
514 tmp = 0x003F003F;
515 mvs_cw32(mvi, CMD_PL_TIMER, tmp);
516
517 /* This can improve expander large block size seq write performance */
518 tmp = mvs_cr32(mvi, CMD_PORT_LAYER_TIMER1);
519 tmp |= 0xFFFF007F;
520 mvs_cw32(mvi, CMD_PORT_LAYER_TIMER1, tmp);
521
513 /* change the connection open-close behavior (bit 9) 522 /* change the connection open-close behavior (bit 9)
514 * set bit8 to 1 for performance tuning */ 523 * set bit8 to 1 for performance tuning */
515 tmp = mvs_cr32(mvi, CMD_SL_MODE0); 524 tmp = mvs_cr32(mvi, CMD_SL_MODE0);
diff --git a/drivers/scsi/mvsas/mv_defs.h b/drivers/scsi/mvsas/mv_defs.h
index dec7cadb7485..8e21482367d2 100644
--- a/drivers/scsi/mvsas/mv_defs.h
+++ b/drivers/scsi/mvsas/mv_defs.h
@@ -387,6 +387,7 @@ enum sas_cmd_port_registers {
387 CMD_SL_MODE0 = 0x1BC, /* SL Mode 0 */ 387 CMD_SL_MODE0 = 0x1BC, /* SL Mode 0 */
388 CMD_SL_MODE1 = 0x1C0, /* SL Mode 1 */ 388 CMD_SL_MODE1 = 0x1C0, /* SL Mode 1 */
389 CMD_PND_FIFO_CTL1 = 0x1C4, /* Pending FIFO Control 1 */ 389 CMD_PND_FIFO_CTL1 = 0x1C4, /* Pending FIFO Control 1 */
390 CMD_PORT_LAYER_TIMER1 = 0x1E0, /* Port Layer Timer 1 */
390}; 391};
391 392
392enum mvs_info_flags { 393enum mvs_info_flags {