aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/rtc
diff options
context:
space:
mode:
authorPaul Mundt <lethal@linux-sh.org>2007-11-08 00:44:44 -0500
committerPaul Mundt <lethal@linux-sh.org>2008-01-27 23:18:38 -0500
commit9a519f62a18c258c8ba695f82b6a9542bde4ca06 (patch)
tree1fcd348cf4b605ba8b58fb666fff1ea2a7bbe90f /drivers/rtc
parent91525300baf162e83e923b09ca286f9205e21522 (diff)
rtc: rtc-sh: SH-5 support.
Trivial support for the SH-5 (sh64) on-chip RTC. Signed-off-by: Paul Mundt <lethal@linux-sh.org>
Diffstat (limited to 'drivers/rtc')
-rw-r--r--drivers/rtc/Kconfig2
-rw-r--r--drivers/rtc/rtc-sh.c6
2 files changed, 6 insertions, 2 deletions
diff --git a/drivers/rtc/Kconfig b/drivers/rtc/Kconfig
index 1e6715ec51ef..5900c772a1bc 100644
--- a/drivers/rtc/Kconfig
+++ b/drivers/rtc/Kconfig
@@ -404,7 +404,7 @@ config RTC_DRV_SA1100
404 404
405config RTC_DRV_SH 405config RTC_DRV_SH
406 tristate "SuperH On-Chip RTC" 406 tristate "SuperH On-Chip RTC"
407 depends on RTC_CLASS && (CPU_SH3 || CPU_SH4) 407 depends on RTC_CLASS && (CPU_SH3 || CPU_SH4 || CPU_SH5)
408 help 408 help
409 Say Y here to enable support for the on-chip RTC found in 409 Say Y here to enable support for the on-chip RTC found in
410 most SuperH processors. 410 most SuperH processors.
diff --git a/drivers/rtc/rtc-sh.c b/drivers/rtc/rtc-sh.c
index 8e8c8b8e81ee..a1d5d55985f6 100644
--- a/drivers/rtc/rtc-sh.c
+++ b/drivers/rtc/rtc-sh.c
@@ -26,7 +26,7 @@
26#include <asm/rtc.h> 26#include <asm/rtc.h>
27 27
28#define DRV_NAME "sh-rtc" 28#define DRV_NAME "sh-rtc"
29#define DRV_VERSION "0.1.3" 29#define DRV_VERSION "0.1.4"
30 30
31#ifdef CONFIG_CPU_SH3 31#ifdef CONFIG_CPU_SH3
32#define rtc_reg_size sizeof(u16) 32#define rtc_reg_size sizeof(u16)
@@ -36,6 +36,10 @@
36#define rtc_reg_size sizeof(u32) 36#define rtc_reg_size sizeof(u32)
37#define RTC_BIT_INVERTED 0x40 /* bug on SH7750, SH7750S */ 37#define RTC_BIT_INVERTED 0x40 /* bug on SH7750, SH7750S */
38#define RTC_DEF_CAPABILITIES RTC_CAP_4_DIGIT_YEAR 38#define RTC_DEF_CAPABILITIES RTC_CAP_4_DIGIT_YEAR
39#elif defined(CONFIG_CPU_SH5)
40#define rtc_reg_size sizeof(u32)
41#define RTC_BIT_INVERTED 0 /* The SH-5 RTC is surprisingly sane! */
42#define RTC_DEF_CAPABILITIES RTC_CAP_4_DIGIT_YEAR
39#endif 43#endif
40 44
41#define RTC_REG(r) ((r) * rtc_reg_size) 45#define RTC_REG(r) ((r) * rtc_reg_size)