aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/pci/pcie/aspm.c
diff options
context:
space:
mode:
authorBjorn Helgaas <bhelgaas@google.com>2012-12-05 15:51:19 -0500
committerBjorn Helgaas <bhelgaas@google.com>2012-12-07 13:18:31 -0500
commit7508320678b7819ac6aeb89580b8622a424ce586 (patch)
tree076a76febea9e199c50e04b1f37283d994b39b12 /drivers/pci/pcie/aspm.c
parent33e8b34fdd5640f3aa1597710352349cbc823374 (diff)
PCI: Add standard PCIe Capability Link ASPM field names
Add standard #defines for ASPM fields in PCI Express Link Capability and Link Control registers. Previously we used PCIE_LINK_STATE_L0S and PCIE_LINK_STATE_L1 directly, but these are defined for the Linux ASPM interfaces, e.g., pci_disable_link_state(), and only coincidentally match the actual register bits. PCIE_LINK_STATE_CLKPM, also part of that interface, does not match the register bit. Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> Reviewed-by: Kenji Kaneshige <kaneshige.kenji@jp.fujitsu.com> Acked-by: Kenji Kaneshige <kaneshige.kenji@jp.fujitsu.com>
Diffstat (limited to 'drivers/pci/pcie/aspm.c')
-rw-r--r--drivers/pci/pcie/aspm.c11
1 files changed, 6 insertions, 5 deletions
diff --git a/drivers/pci/pcie/aspm.c b/drivers/pci/pcie/aspm.c
index 213753b283a6..c2faf9d0ffde 100644
--- a/drivers/pci/pcie/aspm.c
+++ b/drivers/pci/pcie/aspm.c
@@ -427,7 +427,8 @@ static void pcie_aspm_cap_init(struct pcie_link_state *link, int blacklist)
427 427
428static void pcie_config_aspm_dev(struct pci_dev *pdev, u32 val) 428static void pcie_config_aspm_dev(struct pci_dev *pdev, u32 val)
429{ 429{
430 pcie_capability_clear_and_set_word(pdev, PCI_EXP_LNKCTL, 0x3, val); 430 pcie_capability_clear_and_set_word(pdev, PCI_EXP_LNKCTL,
431 PCI_EXP_LNKCTL_ASPMC, val);
431} 432}
432 433
433static void pcie_config_aspm_link(struct pcie_link_state *link, u32 state) 434static void pcie_config_aspm_link(struct pcie_link_state *link, u32 state)
@@ -442,12 +443,12 @@ static void pcie_config_aspm_link(struct pcie_link_state *link, u32 state)
442 return; 443 return;
443 /* Convert ASPM state to upstream/downstream ASPM register state */ 444 /* Convert ASPM state to upstream/downstream ASPM register state */
444 if (state & ASPM_STATE_L0S_UP) 445 if (state & ASPM_STATE_L0S_UP)
445 dwstream |= PCIE_LINK_STATE_L0S; 446 dwstream |= PCI_EXP_LNKCTL_ASPM_L0S;
446 if (state & ASPM_STATE_L0S_DW) 447 if (state & ASPM_STATE_L0S_DW)
447 upstream |= PCIE_LINK_STATE_L0S; 448 upstream |= PCI_EXP_LNKCTL_ASPM_L0S;
448 if (state & ASPM_STATE_L1) { 449 if (state & ASPM_STATE_L1) {
449 upstream |= PCIE_LINK_STATE_L1; 450 upstream |= PCI_EXP_LNKCTL_ASPM_L1;
450 dwstream |= PCIE_LINK_STATE_L1; 451 dwstream |= PCI_EXP_LNKCTL_ASPM_L1;
451 } 452 }
452 /* 453 /*
453 * Spec 2.0 suggests all functions should be configured the 454 * Spec 2.0 suggests all functions should be configured the