aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/net/wireless/ath/ath9k/phy.h
diff options
context:
space:
mode:
authorSujith <Sujith.Manoharan@atheros.com>2009-08-07 00:15:21 -0400
committerJohn W. Linville <linville@tuxdriver.com>2009-08-14 09:13:34 -0400
commit066edc80ebd9e429d593dcfe97b3ed01c9823847 (patch)
tree59358e11ccf99077d936d555c72645f1fbe43cf6 /drivers/net/wireless/ath/ath9k/phy.h
parenta37414a220990614de376a155e23dfed471efbdc (diff)
ath9k: Add macros for Antenna Diversity
A subsequent patch would use these for configuring antennae on AR9285. Signed-off-by: Sujith <Sujith.Manoharan@atheros.com> Signed-off-by: John W. Linville <linville@tuxdriver.com>
Diffstat (limited to 'drivers/net/wireless/ath/ath9k/phy.h')
-rw-r--r--drivers/net/wireless/ath/ath9k/phy.h20
1 files changed, 19 insertions, 1 deletions
diff --git a/drivers/net/wireless/ath/ath9k/phy.h b/drivers/net/wireless/ath/ath9k/phy.h
index 27bd93c6e74d..5317e0503f64 100644
--- a/drivers/net/wireless/ath/ath9k/phy.h
+++ b/drivers/net/wireless/ath/ath9k/phy.h
@@ -312,7 +312,25 @@ bool ath9k_hw_init_rf(struct ath_hw *ah,
312#define AR_PHY_NEW_ADC_DC_GAIN_CORR(_i) (0x99b4 + ((_i) << 12)) 312#define AR_PHY_NEW_ADC_DC_GAIN_CORR(_i) (0x99b4 + ((_i) << 12))
313#define AR_PHY_NEW_ADC_GAIN_CORR_ENABLE 0x40000000 313#define AR_PHY_NEW_ADC_GAIN_CORR_ENABLE 0x40000000
314#define AR_PHY_NEW_ADC_DC_OFFSET_CORR_ENABLE 0x80000000 314#define AR_PHY_NEW_ADC_DC_OFFSET_CORR_ENABLE 0x80000000
315#define AR_PHY_MULTICHAIN_GAIN_CTL 0x99ac 315
316#define AR_PHY_MULTICHAIN_GAIN_CTL 0x99ac
317#define AR_PHY_9285_ANT_DIV_CTL_ALL 0x7f000000
318#define AR_PHY_9285_ANT_DIV_CTL 0x01000000
319#define AR_PHY_9285_ANT_DIV_CTL_S 24
320#define AR_PHY_9285_ANT_DIV_ALT_LNACONF 0x06000000
321#define AR_PHY_9285_ANT_DIV_ALT_LNACONF_S 25
322#define AR_PHY_9285_ANT_DIV_MAIN_LNACONF 0x18000000
323#define AR_PHY_9285_ANT_DIV_MAIN_LNACONF_S 27
324#define AR_PHY_9285_ANT_DIV_ALT_GAINTB 0x20000000
325#define AR_PHY_9285_ANT_DIV_ALT_GAINTB_S 29
326#define AR_PHY_9285_ANT_DIV_MAIN_GAINTB 0x40000000
327#define AR_PHY_9285_ANT_DIV_MAIN_GAINTB_S 30
328#define AR_PHY_9285_ANT_DIV_LNA1 2
329#define AR_PHY_9285_ANT_DIV_LNA2 1
330#define AR_PHY_9285_ANT_DIV_LNA1_PLUS_LNA2 3
331#define AR_PHY_9285_ANT_DIV_LNA1_MINUS_LNA2 0
332#define AR_PHY_9285_ANT_DIV_GAINTB_0 0
333#define AR_PHY_9285_ANT_DIV_GAINTB_1 1
316 334
317#define AR_PHY_EXT_CCA0 0x99b8 335#define AR_PHY_EXT_CCA0 0x99b8
318#define AR_PHY_EXT_CCA0_THRESH62 0x000000FF 336#define AR_PHY_EXT_CCA0_THRESH62 0x000000FF