aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/net/tg3.h
diff options
context:
space:
mode:
authorMatt Carlson <mcarlson@broadcom.com>2009-09-01 09:21:36 -0400
committerDavid S. Miller <davem@davemloft.net>2009-09-02 03:44:09 -0400
commit882e9793faa9425dff581c33b1af45ed10145626 (patch)
tree82ad75d5fb45ebaaf05981baaa306c064f102e0d /drivers/net/tg3.h
parenta1b950d56de3c72bea3343f54de24c43fb7dc74e (diff)
tg3: Add MDIO bus address assignments
The 5717 is a dual port chip that has a shared MDIO bus design. While it is impossible for one function to interface with the wrong phy, that function still needs to know which MDIO bus address to use when interfacing with its own phy. This patch adds code to determine which MDIO bus address to use. Signed-off-by: Matt Carlson <mcarlson@broadcom.com> Reviewed-by: Benjamin Li <benli@broadcom.com> Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'drivers/net/tg3.h')
-rw-r--r--drivers/net/tg3.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/drivers/net/tg3.h b/drivers/net/tg3.h
index ea57a3a4372c..82b45d8797b4 100644
--- a/drivers/net/tg3.h
+++ b/drivers/net/tg3.h
@@ -694,6 +694,7 @@
694#define SG_DIG_PARTNER_FULL_DUPLEX 0x00020000 /* If !MRADV_CRC16_SELECT */ 694#define SG_DIG_PARTNER_FULL_DUPLEX 0x00020000 /* If !MRADV_CRC16_SELECT */
695#define SG_DIG_PARTNER_NEXT_PAGE 0x00010000 /* If !MRADV_CRC16_SELECT */ 695#define SG_DIG_PARTNER_NEXT_PAGE 0x00010000 /* If !MRADV_CRC16_SELECT */
696#define SG_DIG_AUTONEG_STATE_MASK 0x00000ff0 696#define SG_DIG_AUTONEG_STATE_MASK 0x00000ff0
697#define SG_DIG_IS_SERDES 0x00000100
697#define SG_DIG_COMMA_DETECTOR 0x00000008 698#define SG_DIG_COMMA_DETECTOR 0x00000008
698#define SG_DIG_MAC_ACK_STATUS 0x00000004 699#define SG_DIG_MAC_ACK_STATUS 0x00000004
699#define SG_DIG_AUTONEG_COMPLETE 0x00000002 700#define SG_DIG_AUTONEG_COMPLETE 0x00000002
@@ -2805,6 +2806,8 @@ struct tg3 {
2805 struct mii_bus *mdio_bus; 2806 struct mii_bus *mdio_bus;
2806 int mdio_irq[PHY_MAX_ADDR]; 2807 int mdio_irq[PHY_MAX_ADDR];
2807 2808
2809 u8 phy_addr;
2810
2808 /* PHY info */ 2811 /* PHY info */
2809 u32 phy_id; 2812 u32 phy_id;
2810#define PHY_ID_MASK 0xfffffff0 2813#define PHY_ID_MASK 0xfffffff0