tg3: Add AC131 power down support

The AC131 does not respect the power down bit (bit 11) of the MII
Control Register (reg 0x0).  Instead, software is required to put the
phy into standby power down mode through the shadow register set.  This
patch implements support for the AC131 standby power down mode.

Signed-off-by: Matt Carlson <mcarlson@broadcom.com>
Reviewed-by: Michael Chan <mchan@broadcom.com>
Signed-off-by: David S. Miller <davem@davemloft.net>

1 files changed, 20 insertions, 0 deletions

diff --git a/drivers/net/tg3.c b/drivers/net/tg3.c
index a43ef2b3a530..003ab53cf613 100644
--- a/drivers/net/tg3.c
+++ b/drivers/net/tg3.c
@@ -2149,6 +2149,26 @@ static void tg3_power_down_phy(struct tg3 *tp, bool do_low_power)
                 tw32_f(GRC_MISC_CFG, val | GRC_MISC_CFG_EPHY_IDDQ);
                 udelay(40);
                 return;
+        } else if (tp->tg3_flags3 & TG3_FLG3_PHY_IS_FET) {
+                u32 phytest;
+                if (!tg3_readphy(tp, MII_TG3_FET_TEST, &phytest)) {
+                        u32 phy;
+
+                        tg3_writephy(tp, MII_ADVERTISE, 0);
+                        tg3_writephy(tp, MII_BMCR,
+                                     BMCR_ANENABLE | BMCR_ANRESTART);
+
+                        tg3_writephy(tp, MII_TG3_FET_TEST,
+                                     phytest | MII_TG3_FET_SHADOW_EN);
+                        if (!tg3_readphy(tp, MII_TG3_FET_SHDW_AUXMODE4, &phy)) {
+                                phy |= MII_TG3_FET_SHDW_AUXMODE4_SBPD;
+                                tg3_writephy(tp,
+                                             MII_TG3_FET_SHDW_AUXMODE4,
+                                             phy);
+                        }
+                        tg3_writephy(tp, MII_TG3_FET_TEST, phytest);
+                }
+                return;
         } else if (do_low_power) {
                 tg3_writephy(tp, MII_TG3_EXT_CTRL,
                              MII_TG3_EXT_CTRL_FORCE_LED_OFF);