aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/net/igb/e1000_phy.c
diff options
context:
space:
mode:
authorAlexander Duyck <alexander.h.duyck@intel.com>2009-11-19 07:42:01 -0500
committerDavid S. Miller <davem@davemloft.net>2009-11-20 13:00:11 -0500
commitbb2ac47bcfd47ed9431ff1676ec8d79250c941c9 (patch)
tree2c717135feb469a84382f9532ed6dd70b1ef024c /drivers/net/igb/e1000_phy.c
parent2909c3f79d933b55bf2485addb1dca762210b6af (diff)
igb: add support for 82580 MAC
This patch adds support for the 82580 MAC. Signed-off-by: Alexander Duyck <alexander.h.duyck@intel.com> Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com> Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'drivers/net/igb/e1000_phy.c')
-rw-r--r--drivers/net/igb/e1000_phy.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/drivers/net/igb/e1000_phy.c b/drivers/net/igb/e1000_phy.c
index b8fbc8558fe2..5c9d73e9bb8d 100644
--- a/drivers/net/igb/e1000_phy.c
+++ b/drivers/net/igb/e1000_phy.c
@@ -136,7 +136,7 @@ out:
136 * Reads the MDI control regsiter in the PHY at offset and stores the 136 * Reads the MDI control regsiter in the PHY at offset and stores the
137 * information read to data. 137 * information read to data.
138 **/ 138 **/
139static s32 igb_read_phy_reg_mdic(struct e1000_hw *hw, u32 offset, u16 *data) 139s32 igb_read_phy_reg_mdic(struct e1000_hw *hw, u32 offset, u16 *data)
140{ 140{
141 struct e1000_phy_info *phy = &hw->phy; 141 struct e1000_phy_info *phy = &hw->phy;
142 u32 i, mdic = 0; 142 u32 i, mdic = 0;
@@ -194,7 +194,7 @@ out:
194 * 194 *
195 * Writes data to MDI control register in the PHY at offset. 195 * Writes data to MDI control register in the PHY at offset.
196 **/ 196 **/
197static s32 igb_write_phy_reg_mdic(struct e1000_hw *hw, u32 offset, u16 data) 197s32 igb_write_phy_reg_mdic(struct e1000_hw *hw, u32 offset, u16 data)
198{ 198{
199 struct e1000_phy_info *phy = &hw->phy; 199 struct e1000_phy_info *phy = &hw->phy;
200 u32 i, mdic = 0; 200 u32 i, mdic = 0;
@@ -1947,7 +1947,7 @@ s32 igb_phy_init_script_igp3(struct e1000_hw *hw)
1947 * 1947 *
1948 * Polarity is determined based on the PHY specific status register. 1948 * Polarity is determined based on the PHY specific status register.
1949 **/ 1949 **/
1950s32 igb_check_polarity_82580(struct e1000_hw *hw) 1950static s32 igb_check_polarity_82580(struct e1000_hw *hw)
1951{ 1951{
1952 struct e1000_phy_info *phy = &hw->phy; 1952 struct e1000_phy_info *phy = &hw->phy;
1953 s32 ret_val; 1953 s32 ret_val;