aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/net/ethernet/realtek
diff options
context:
space:
mode:
authorChun-Hao Lin <hau@realtek.com>2014-10-01 11:17:12 -0400
committerDavid S. Miller <davem@davemloft.net>2014-10-01 15:33:17 -0400
commit05b9687bb3606190304f08c2e4cd63de8717e30b (patch)
treed5a21956e4038ca5674d42a972c8426fe7c62805 /drivers/net/ethernet/realtek
parenta29c9c43bb633a9965909cd548879fee4aa789a4 (diff)
r8169:change uppercase number to lowercase number
Signed-off-by: Chun-Hao Lin <hau@realtek.com> Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'drivers/net/ethernet/realtek')
-rw-r--r--drivers/net/ethernet/realtek/r8169.c18
1 files changed, 9 insertions, 9 deletions
diff --git a/drivers/net/ethernet/realtek/r8169.c b/drivers/net/ethernet/realtek/r8169.c
index 1d81238fcb93..000bd6c1848f 100644
--- a/drivers/net/ethernet/realtek/r8169.c
+++ b/drivers/net/ethernet/realtek/r8169.c
@@ -3692,8 +3692,8 @@ static void rtl8168h_2_hw_phy_config(struct rtl8169_private *tp)
3692 ioffset_p0 |= (data & (0x07)); 3692 ioffset_p0 |= (data & (0x07));
3693 data = (ioffset_p3<<12)|(ioffset_p2<<8)|(ioffset_p1<<4)|(ioffset_p0); 3693 data = (ioffset_p3<<12)|(ioffset_p2<<8)|(ioffset_p1<<4)|(ioffset_p0);
3694 3694
3695 if ((ioffset_p3 != 0x0F) || (ioffset_p2 != 0x0F) || 3695 if ((ioffset_p3 != 0x0f) || (ioffset_p2 != 0x0f) ||
3696 (ioffset_p1 != 0x0F) || (ioffset_p0 == 0x0F)) { 3696 (ioffset_p1 != 0x0f) || (ioffset_p0 == 0x0f)) {
3697 rtl_writephy(tp, 0x1f, 0x0bcf); 3697 rtl_writephy(tp, 0x1f, 0x0bcf);
3698 rtl_writephy(tp, 0x16, data); 3698 rtl_writephy(tp, 0x16, data);
3699 rtl_writephy(tp, 0x1f, 0x0000); 3699 rtl_writephy(tp, 0x1f, 0x0000);
@@ -4265,7 +4265,7 @@ static void r810x_pll_power_up(struct rtl8169_private *tp)
4265 break; 4265 break;
4266 case RTL_GIGA_MAC_VER_47: 4266 case RTL_GIGA_MAC_VER_47:
4267 case RTL_GIGA_MAC_VER_48: 4267 case RTL_GIGA_MAC_VER_48:
4268 RTL_W8(PMCH, RTL_R8(PMCH) | 0xC0); 4268 RTL_W8(PMCH, RTL_R8(PMCH) | 0xc0);
4269 break; 4269 break;
4270 default: 4270 default:
4271 RTL_W8(PMCH, RTL_R8(PMCH) | 0x80); 4271 RTL_W8(PMCH, RTL_R8(PMCH) | 0x80);
@@ -4395,7 +4395,7 @@ static void r8168_pll_power_up(struct rtl8169_private *tp)
4395 break; 4395 break;
4396 case RTL_GIGA_MAC_VER_45: 4396 case RTL_GIGA_MAC_VER_45:
4397 case RTL_GIGA_MAC_VER_46: 4397 case RTL_GIGA_MAC_VER_46:
4398 RTL_W8(PMCH, RTL_R8(PMCH) | 0xC0); 4398 RTL_W8(PMCH, RTL_R8(PMCH) | 0xc0);
4399 break; 4399 break;
4400 case RTL_GIGA_MAC_VER_40: 4400 case RTL_GIGA_MAC_VER_40:
4401 case RTL_GIGA_MAC_VER_41: 4401 case RTL_GIGA_MAC_VER_41:
@@ -4975,7 +4975,7 @@ static void rtl_hw_start_8169(struct net_device *dev)
4975 4975
4976 if (tp->mac_version == RTL_GIGA_MAC_VER_02 || 4976 if (tp->mac_version == RTL_GIGA_MAC_VER_02 ||
4977 tp->mac_version == RTL_GIGA_MAC_VER_03) { 4977 tp->mac_version == RTL_GIGA_MAC_VER_03) {
4978 dprintk("Set MAC Reg C+CR Offset 0xE0. " 4978 dprintk("Set MAC Reg C+CR Offset 0xe0. "
4979 "Bit-3 and bit-14 MUST be 1\n"); 4979 "Bit-3 and bit-14 MUST be 1\n");
4980 tp->cp_cmd |= (1 << 14); 4980 tp->cp_cmd |= (1 << 14);
4981 } 4981 }
@@ -5010,7 +5010,7 @@ static void rtl_hw_start_8169(struct net_device *dev)
5010 rtl_set_rx_mode(dev); 5010 rtl_set_rx_mode(dev);
5011 5011
5012 /* no early-rx interrupts */ 5012 /* no early-rx interrupts */
5013 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xF000); 5013 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xf000);
5014} 5014}
5015 5015
5016static void rtl_csi_write(struct rtl8169_private *tp, int addr, int value) 5016static void rtl_csi_write(struct rtl8169_private *tp, int addr, int value)
@@ -5858,7 +5858,7 @@ static void rtl_hw_start_8168(struct net_device *dev)
5858 5858
5859 rtl_set_rx_mode(dev); 5859 rtl_set_rx_mode(dev);
5860 5860
5861 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xF000); 5861 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xf000);
5862} 5862}
5863 5863
5864#define R810X_CPCMD_QUIRK_MASK (\ 5864#define R810X_CPCMD_QUIRK_MASK (\
@@ -7706,8 +7706,8 @@ static int rtl_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
7706 tp->mac_version == RTL_GIGA_MAC_VER_48) { 7706 tp->mac_version == RTL_GIGA_MAC_VER_48) {
7707 u16 mac_addr[3]; 7707 u16 mac_addr[3];
7708 7708
7709 *(u32 *)&mac_addr[0] = rtl_eri_read(tp, 0xE0, ERIAR_EXGMAC); 7709 *(u32 *)&mac_addr[0] = rtl_eri_read(tp, 0xe0, ERIAR_EXGMAC);
7710 *(u16 *)&mac_addr[2] = rtl_eri_read(tp, 0xE4, ERIAR_EXGMAC); 7710 *(u16 *)&mac_addr[2] = rtl_eri_read(tp, 0xe4, ERIAR_EXGMAC);
7711 7711
7712 if (is_valid_ether_addr((u8 *)mac_addr)) 7712 if (is_valid_ether_addr((u8 *)mac_addr))
7713 rtl_rar_set(tp, (u8 *)mac_addr); 7713 rtl_rar_set(tp, (u8 *)mac_addr);