aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/net/ethernet/broadcom/cnic.c
diff options
context:
space:
mode:
authorMichael Chan <mchan@broadcom.com>2012-12-06 05:33:10 -0500
committerDavid S. Miller <davem@davemloft.net>2012-12-07 12:44:02 -0500
commit4ce45e02469c382699f4c5f6df727aea9dd2e1ca (patch)
tree17276f106990c8cb4caa1b6298f0f3f0841bff0e /drivers/net/ethernet/broadcom/cnic.c
parent2bc4078e92b28375a762d7236c1c9619eecab315 (diff)
bnx2: Add BNX2 prefix to CHIP ID and name macros
for namespace consistency. Signed-off-by: Michael Chan <mchan@broadcom.com> Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'drivers/net/ethernet/broadcom/cnic.c')
-rw-r--r--drivers/net/ethernet/broadcom/cnic.c14
1 files changed, 7 insertions, 7 deletions
diff --git a/drivers/net/ethernet/broadcom/cnic.c b/drivers/net/ethernet/broadcom/cnic.c
index 756a2a771291..57780986f6cc 100644
--- a/drivers/net/ethernet/broadcom/cnic.c
+++ b/drivers/net/ethernet/broadcom/cnic.c
@@ -895,7 +895,7 @@ static int cnic_alloc_context(struct cnic_dev *dev)
895{ 895{
896 struct cnic_local *cp = dev->cnic_priv; 896 struct cnic_local *cp = dev->cnic_priv;
897 897
898 if (CHIP_NUM(cp) == CHIP_NUM_5709) { 898 if (BNX2_CHIP(cp) == BNX2_CHIP_5709) {
899 int i, k, arr_size; 899 int i, k, arr_size;
900 900
901 cp->ctx_blk_size = BNX2_PAGE_SIZE; 901 cp->ctx_blk_size = BNX2_PAGE_SIZE;
@@ -4358,7 +4358,7 @@ static int cnic_setup_5709_context(struct cnic_dev *dev, int valid)
4358 int ret = 0, i; 4358 int ret = 0, i;
4359 u32 valid_bit = valid ? BNX2_CTX_HOST_PAGE_TBL_DATA0_VALID : 0; 4359 u32 valid_bit = valid ? BNX2_CTX_HOST_PAGE_TBL_DATA0_VALID : 0;
4360 4360
4361 if (CHIP_NUM(cp) != CHIP_NUM_5709) 4361 if (BNX2_CHIP(cp) != BNX2_CHIP_5709)
4362 return 0; 4362 return 0;
4363 4363
4364 for (i = 0; i < cp->ctx_blks; i++) { 4364 for (i = 0; i < cp->ctx_blks; i++) {
@@ -4526,7 +4526,7 @@ static void cnic_init_bnx2_tx_ring(struct cnic_dev *dev)
4526 cp->tx_cons = *cp->tx_cons_ptr; 4526 cp->tx_cons = *cp->tx_cons_ptr;
4527 4527
4528 cid_addr = GET_CID_ADDR(tx_cid); 4528 cid_addr = GET_CID_ADDR(tx_cid);
4529 if (CHIP_NUM(cp) == CHIP_NUM_5709) { 4529 if (BNX2_CHIP(cp) == BNX2_CHIP_5709) {
4530 u32 cid_addr2 = GET_CID_ADDR(tx_cid + 4) + 0x40; 4530 u32 cid_addr2 = GET_CID_ADDR(tx_cid + 4) + 0x40;
4531 4531
4532 for (i = 0; i < PHY_CTX_SIZE; i += 4) 4532 for (i = 0; i < PHY_CTX_SIZE; i += 4)
@@ -4671,7 +4671,7 @@ static void cnic_set_bnx2_mac(struct cnic_dev *dev)
4671 CNIC_WR(dev, BNX2_EMAC_MAC_MATCH5, val); 4671 CNIC_WR(dev, BNX2_EMAC_MAC_MATCH5, val);
4672 4672
4673 val = 4 | BNX2_RPM_SORT_USER2_BC_EN; 4673 val = 4 | BNX2_RPM_SORT_USER2_BC_EN;
4674 if (CHIP_NUM(cp) != CHIP_NUM_5709) 4674 if (BNX2_CHIP(cp) != BNX2_CHIP_5709)
4675 val |= BNX2_RPM_SORT_USER2_PROM_VLAN; 4675 val |= BNX2_RPM_SORT_USER2_PROM_VLAN;
4676 4676
4677 CNIC_WR(dev, BNX2_RPM_SORT_USER2, 0x0); 4677 CNIC_WR(dev, BNX2_RPM_SORT_USER2, 0x0);
@@ -4717,7 +4717,7 @@ static int cnic_start_bnx2_hw(struct cnic_dev *dev)
4717 cp->kwq_con_idx = 0; 4717 cp->kwq_con_idx = 0;
4718 set_bit(CNIC_LCL_FL_KWQ_INIT, &cp->cnic_local_flags); 4718 set_bit(CNIC_LCL_FL_KWQ_INIT, &cp->cnic_local_flags);
4719 4719
4720 if (CHIP_NUM(cp) == CHIP_NUM_5706 || CHIP_NUM(cp) == CHIP_NUM_5708) 4720 if (BNX2_CHIP(cp) == BNX2_CHIP_5706 || BNX2_CHIP(cp) == BNX2_CHIP_5708)
4721 cp->kwq_con_idx_ptr = &sblk->status_rx_quick_consumer_index15; 4721 cp->kwq_con_idx_ptr = &sblk->status_rx_quick_consumer_index15;
4722 else 4722 else
4723 cp->kwq_con_idx_ptr = &sblk->status_cmd_consumer_index; 4723 cp->kwq_con_idx_ptr = &sblk->status_cmd_consumer_index;
@@ -4917,9 +4917,9 @@ static void cnic_init_bnx2x_tx_ring(struct cnic_dev *dev,
4917 4917
4918 if (BNX2X_CHIP_IS_E2_PLUS(cp->chip_id)) 4918 if (BNX2X_CHIP_IS_E2_PLUS(cp->chip_id))
4919 pbd_e2->parsing_data = (UNICAST_ADDRESS << 4919 pbd_e2->parsing_data = (UNICAST_ADDRESS <<
4920 ETH_TX_PARSE_BD_E2_ETH_ADDR_TYPE_SHIFT); 4920 ETH_TX_PARSE_BD_E2_ETH_ADDR_TYPE_SHIFT);
4921 else 4921 else
4922 pbd_e1x->global_data = (UNICAST_ADDRESS << 4922 pbd_e1x->global_data = (UNICAST_ADDRESS <<
4923 ETH_TX_PARSE_BD_E1X_ETH_ADDR_TYPE_SHIFT); 4923 ETH_TX_PARSE_BD_E1X_ETH_ADDR_TYPE_SHIFT);
4924 } 4924 }
4925 4925