aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/net/bnx2x_main.c
diff options
context:
space:
mode:
authorEilon Greenstein <eilong@broadcom.com>2009-08-12 04:24:05 -0400
committerDavid S. Miller <davem@davemloft.net>2009-08-13 02:02:58 -0400
commit0fc5d0094de11bb005c35f03fb1d3b52b0bd85e3 (patch)
tree3dffeb5be918807338e41c8118188f23a4b6e261 /drivers/net/bnx2x_main.c
parent659bc5c4f2e84e69e1b10b36c16cd52ff7eb317a (diff)
bnx2x: Adding explicit casting
Signed-off-by: Eilon Greenstein <eilong@broadcom.com> Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'drivers/net/bnx2x_main.c')
-rw-r--r--drivers/net/bnx2x_main.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/drivers/net/bnx2x_main.c b/drivers/net/bnx2x_main.c
index d22c6b7f7da6..6b6aa89f752e 100644
--- a/drivers/net/bnx2x_main.c
+++ b/drivers/net/bnx2x_main.c
@@ -2927,7 +2927,7 @@ static inline void bnx2x_attn_int_deasserted0(struct bnx2x *bp, u32 attn)
2927 REG_WR(bp, reg_offset, val); 2927 REG_WR(bp, reg_offset, val);
2928 2928
2929 BNX2X_ERR("FATAL HW block attention set0 0x%x\n", 2929 BNX2X_ERR("FATAL HW block attention set0 0x%x\n",
2930 (attn & HW_INTERRUT_ASSERT_SET_0)); 2930 (u32)(attn & HW_INTERRUT_ASSERT_SET_0));
2931 bnx2x_panic(); 2931 bnx2x_panic();
2932 } 2932 }
2933} 2933}
@@ -2958,7 +2958,7 @@ static inline void bnx2x_attn_int_deasserted1(struct bnx2x *bp, u32 attn)
2958 REG_WR(bp, reg_offset, val); 2958 REG_WR(bp, reg_offset, val);
2959 2959
2960 BNX2X_ERR("FATAL HW block attention set1 0x%x\n", 2960 BNX2X_ERR("FATAL HW block attention set1 0x%x\n",
2961 (attn & HW_INTERRUT_ASSERT_SET_1)); 2961 (u32)(attn & HW_INTERRUT_ASSERT_SET_1));
2962 bnx2x_panic(); 2962 bnx2x_panic();
2963 } 2963 }
2964} 2964}
@@ -2998,7 +2998,7 @@ static inline void bnx2x_attn_int_deasserted2(struct bnx2x *bp, u32 attn)
2998 REG_WR(bp, reg_offset, val); 2998 REG_WR(bp, reg_offset, val);
2999 2999
3000 BNX2X_ERR("FATAL HW block attention set2 0x%x\n", 3000 BNX2X_ERR("FATAL HW block attention set2 0x%x\n",
3001 (attn & HW_INTERRUT_ASSERT_SET_2)); 3001 (u32)(attn & HW_INTERRUT_ASSERT_SET_2));
3002 bnx2x_panic(); 3002 bnx2x_panic();
3003 } 3003 }
3004} 3004}