bnx2x: Adding bnx2x_link

This patch is int the new bnx2x_link files (C and H). The files are
still not used in this patch, only in the next one so the patch will
be small enough for the mailing list.

Signed-off-by: Yaniv Rosner <yanivr@broadcom.com>
Signed-off-by: Eilong Greenstein <eilong@broadcom.com>
Signed-off-by: David S. Miller <davem@davemloft.net>

1 files changed, 168 insertions, 0 deletions

diff --git a/drivers/net/bnx2x_link.h b/drivers/net/bnx2x_link.h
new file mode 100644
index 000000000000..714d37ac95de
--- /dev/null
+++ b/drivers/net/bnx2x_link.h
@@ -0,0 +1,168 @@
+/* Copyright 2008 Broadcom Corporation
+ *
+ * Unless you and Broadcom execute a separate written software license
+ * agreement governing use of this software, this software is licensed to you
+ * under the terms of the GNU General Public License version 2, available
+ * at http://www.gnu.org/licenses/old-licenses/gpl-2.0.html (the "GPL").
+ *
+ * Notwithstanding the above, under no circumstances may you combine this
+ * software in any way with any other Broadcom software provided under a
+ * license other than the GPL, without Broadcom's express prior written
+ * consent.
+ *
+ * Written by Yaniv Rosner
+ *
+ */
+
+#ifndef BNX2X_LINK_H
+#define BNX2X_LINK_H
+
+
+
+/***********************************************************/
+/*                         Defines                         */
+/***********************************************************/
+#define DEFAULT_PHY_DEV_ADDR 3
+
+
+
+#define FLOW_CTRL_AUTO          PORT_FEATURE_FLOW_CONTROL_AUTO
+#define FLOW_CTRL_TX            PORT_FEATURE_FLOW_CONTROL_TX
+#define FLOW_CTRL_RX            PORT_FEATURE_FLOW_CONTROL_RX
+#define FLOW_CTRL_BOTH          PORT_FEATURE_FLOW_CONTROL_BOTH
+#define FLOW_CTRL_NONE          PORT_FEATURE_FLOW_CONTROL_NONE
+
+#define SPEED_AUTO_NEG      0
+#define SPEED_12000             12000
+#define SPEED_12500             12500
+#define SPEED_13000             13000
+#define SPEED_15000             15000
+#define SPEED_16000             16000
+
+
+/***********************************************************/
+/*                         Structs                         */
+/***********************************************************/
+/* Inputs parameters to the CLC */
+struct link_params {
+
+        u8 port;
+
+        /* Default / User Configuration */
+        u8 loopback_mode;
+#define LOOPBACK_NONE   0
+#define LOOPBACK_EMAC   1
+#define LOOPBACK_BMAC   2
+#define LOOPBACK_XGXS_10        3
+#define LOOPBACK_EXT_PHY        4
+
+        u16 req_duplex;
+        u16 req_flow_ctrl;
+        u16 req_line_speed; /* Also determine AutoNeg */
+
+        /* Device parameters */
+        u8 mac_addr[6];
+        u16 mtu;
+
+
+        /* shmem parameters */
+        u32 shmem_base;
+        u32 speed_cap_mask;
+        u32 switch_cfg;
+#define SWITCH_CFG_1G           PORT_FEATURE_CON_SWITCH_1G_SWITCH
+#define SWITCH_CFG_10G          PORT_FEATURE_CON_SWITCH_10G_SWITCH
+#define SWITCH_CFG_AUTO_DETECT  PORT_FEATURE_CON_SWITCH_AUTO_DETECT
+
+        u16 hw_led_mode; /* part of the hw_config read from the shmem */
+        u32 serdes_config;
+        u32 lane_config;
+        u32 ext_phy_config;
+#define XGXS_EXT_PHY_TYPE(ext_phy_config)       (ext_phy_config & \
+                                        PORT_HW_CFG_XGXS_EXT_PHY_TYPE_MASK)
+#define SERDES_EXT_PHY_TYPE(ext_phy_config)     (ext_phy_config & \
+                                        PORT_HW_CFG_SERDES_EXT_PHY_TYPE_MASK)
+        /* Phy register parameter */
+        u32 chip_id;
+
+        /* phy_addr populated by the CLC */
+        u8 phy_addr;
+        /* Device pointer passed to all callback functions */
+        struct bnx2x *bp;
+};
+
+/* Output parameters */
+struct link_vars {
+        u8 phy_link_up; /* internal phy link indication */
+        u8 link_up;
+        u16 duplex;
+        u16 flow_ctrl;
+        u32 ieee_fc;
+        u8 mac_type;
+
+#define MAC_TYPE_NONE   0
+#define MAC_TYPE_EMAC   1
+#define MAC_TYPE_BMAC   2
+        u16 line_speed;
+        u32 autoneg;
+#define AUTO_NEG_DISABLED                       0x0
+#define AUTO_NEG_ENABLED                        0x1
+#define AUTO_NEG_COMPLETE                       0x2
+#define AUTO_NEG_PARALLEL_DETECTION_USED        0x3
+
+        u8 phy_flags;
+
+        /* The same definitions as the shmem parameter */
+        u32 link_status;
+};
+
+/***********************************************************/
+/*                         Functions                       */
+/***********************************************************/
+
+/* Initialize the phy */
+u8 bnx2x_phy_init(struct link_params *input, struct link_vars *output);
+
+/* Reset the link. Should be called when driver or interface goes down */
+u8 bnx2x_link_reset(struct link_params *params, struct link_vars *vars);
+
+/* bnx2x_link_update should be called upon link interrupt */
+u8 bnx2x_link_update(struct link_params *input, struct link_vars *output);
+
+/* use the following cl45 functions to read/write from external_phy
+  In order to use it to read/write internal phy registers, use
+  DEFAULT_PHY_DEV_ADDR as devad, and (_bank + (_addr & 0xf)) as
+  Use ext_phy_type of 0 in case of cl22 over cl45
+  the register */
+u8 bnx2x_cl45_read(struct bnx2x *bp, u8 port, u32 ext_phy_type,
+                 u8 phy_addr, u8 devad, u16 reg, u16 *ret_val);
+
+u8 bnx2x_cl45_write(struct bnx2x *bp, u8 port, u32 ext_phy_type,
+                  u8 phy_addr, u8 devad, u16 reg, u16 val);
+
+/* Reads the link_status from the shmem,
+   and update the link vars accordinaly */
+void bnx2x_link_status_update(struct link_params *input,
+                            struct link_vars *output);
+/* returns string representing the fw_version of the external phy */
+u8 bnx2x_get_ext_phy_fw_version(struct link_params *params, u8 driver_loaded,
+                              u8 *version, u16 len);
+
+/* Set/Unset the led
+   Basically, the CLC takes care of the led for the link, but in case one needs
+   to set/unset the led unnatually, set the "mode" to LED_MODE_OPER to
+   blink the led, and LED_MODE_OFF to set the led off.*/
+u8 bnx2x_set_led(struct bnx2x *bp, u8 port, u8 mode, u32 speed,
+               u16 hw_led_mode, u32 chip_id);
+#define LED_MODE_OFF    0
+#define LED_MODE_OPER   2
+
+u8 bnx2x_override_led_value(struct bnx2x *bp, u8 port, u32 led_idx, u32 value);
+
+u8 bnx2x_flash_download(struct bnx2x *bp, u8 port, u32 ext_phy_config,
+                      u8 driver_loaded, char data[], u32 size);
+/* Get the actual link status. In case it returns 0, link is up,
+        otherwise link is down*/
+u8 bnx2x_test_link(struct link_params *input, struct link_vars *vars);
+
+
+#endif /* BNX2X_LINK_H */