aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/net/bna/bnad.c
diff options
context:
space:
mode:
authorRasesh Mody <rmody@brocade.com>2010-08-23 23:24:12 -0400
committerDavid S. Miller <davem@davemloft.net>2010-08-23 23:24:12 -0400
commit8b230ed8ec96c933047dd0625cf95f739e4939a6 (patch)
tree517e761a804a2b2f9631b755abcbf525240b916e /drivers/net/bna/bnad.c
parent231cc2aaf14bad3b2325be0b19b8385ff5e75485 (diff)
bna: Brocade 10Gb Ethernet device driver
This is patch 1/6 which contains linux driver source for Brocade's BR1010/BR1020 10Gb CEE capable ethernet adapter. Signed-off-by: Debashis Dutt <ddutt@brocade.com> Signed-off-by: Rasesh Mody <rmody@brocade.com> Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'drivers/net/bna/bnad.c')
-rw-r--r--drivers/net/bna/bnad.c3270
1 files changed, 3270 insertions, 0 deletions
diff --git a/drivers/net/bna/bnad.c b/drivers/net/bna/bnad.c
new file mode 100644
index 000000000000..491d148f88ae
--- /dev/null
+++ b/drivers/net/bna/bnad.c
@@ -0,0 +1,3270 @@
1/*
2 * Linux network driver for Brocade Converged Network Adapter.
3 *
4 * This program is free software; you can redistribute it and/or modify it
5 * under the terms of the GNU General Public License (GPL) Version 2 as
6 * published by the Free Software Foundation
7 *
8 * This program is distributed in the hope that it will be useful, but
9 * WITHOUT ANY WARRANTY; without even the implied warranty of
10 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
11 * General Public License for more details.
12 */
13/*
14 * Copyright (c) 2005-2010 Brocade Communications Systems, Inc.
15 * All rights reserved
16 * www.brocade.com
17 */
18#include <linux/netdevice.h>
19#include <linux/skbuff.h>
20#include <linux/etherdevice.h>
21#include <linux/in.h>
22#include <linux/ethtool.h>
23#include <linux/if_vlan.h>
24#include <linux/if_ether.h>
25#include <linux/ip.h>
26
27#include "bnad.h"
28#include "bna.h"
29#include "cna.h"
30
31DEFINE_MUTEX(bnad_fwimg_mutex);
32
33/*
34 * Module params
35 */
36static uint bnad_msix_disable;
37module_param(bnad_msix_disable, uint, 0444);
38MODULE_PARM_DESC(bnad_msix_disable, "Disable MSIX mode");
39
40static uint bnad_ioc_auto_recover = 1;
41module_param(bnad_ioc_auto_recover, uint, 0444);
42MODULE_PARM_DESC(bnad_ioc_auto_recover, "Enable / Disable auto recovery");
43
44/*
45 * Global variables
46 */
47u32 bnad_rxqs_per_cq = 2;
48
49const u8 bnad_bcast_addr[] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff};
50
51/*
52 * Local MACROS
53 */
54#define BNAD_TX_UNMAPQ_DEPTH (bnad->txq_depth * 2)
55
56#define BNAD_RX_UNMAPQ_DEPTH (bnad->rxq_depth)
57
58#define BNAD_GET_MBOX_IRQ(_bnad) \
59 (((_bnad)->cfg_flags & BNAD_CF_MSIX) ? \
60 ((_bnad)->msix_table[(_bnad)->msix_num - 1].vector) : \
61 ((_bnad)->pcidev->irq))
62
63#define BNAD_FILL_UNMAPQ_MEM_REQ(_res_info, _num, _depth) \
64do { \
65 (_res_info)->res_type = BNA_RES_T_MEM; \
66 (_res_info)->res_u.mem_info.mem_type = BNA_MEM_T_KVA; \
67 (_res_info)->res_u.mem_info.num = (_num); \
68 (_res_info)->res_u.mem_info.len = \
69 sizeof(struct bnad_unmap_q) + \
70 (sizeof(struct bnad_skb_unmap) * ((_depth) - 1)); \
71} while (0)
72
73/*
74 * Reinitialize completions in CQ, once Rx is taken down
75 */
76static void
77bnad_cq_cmpl_init(struct bnad *bnad, struct bna_ccb *ccb)
78{
79 struct bna_cq_entry *cmpl, *next_cmpl;
80 unsigned int wi_range, wis = 0, ccb_prod = 0;
81 int i;
82
83 BNA_CQ_QPGE_PTR_GET(ccb_prod, ccb->sw_qpt, cmpl,
84 wi_range);
85
86 for (i = 0; i < ccb->q_depth; i++) {
87 wis++;
88 if (likely(--wi_range))
89 next_cmpl = cmpl + 1;
90 else {
91 BNA_QE_INDX_ADD(ccb_prod, wis, ccb->q_depth);
92 wis = 0;
93 BNA_CQ_QPGE_PTR_GET(ccb_prod, ccb->sw_qpt,
94 next_cmpl, wi_range);
95 }
96 cmpl->valid = 0;
97 cmpl = next_cmpl;
98 }
99}
100
101/*
102 * Frees all pending Tx Bufs
103 * At this point no activity is expected on the Q,
104 * so DMA unmap & freeing is fine.
105 */
106static void
107bnad_free_all_txbufs(struct bnad *bnad,
108 struct bna_tcb *tcb)
109{
110 u16 unmap_cons;
111 struct bnad_unmap_q *unmap_q = tcb->unmap_q;
112 struct bnad_skb_unmap *unmap_array;
113 struct sk_buff *skb = NULL;
114 int i;
115
116 unmap_array = unmap_q->unmap_array;
117
118 unmap_cons = 0;
119 while (unmap_cons < unmap_q->q_depth) {
120 skb = unmap_array[unmap_cons].skb;
121 if (!skb) {
122 unmap_cons++;
123 continue;
124 }
125 unmap_array[unmap_cons].skb = NULL;
126
127 pci_unmap_single(bnad->pcidev,
128 pci_unmap_addr(&unmap_array[unmap_cons],
129 dma_addr), skb_headlen(skb),
130 PCI_DMA_TODEVICE);
131
132 pci_unmap_addr_set(&unmap_array[unmap_cons], dma_addr, 0);
133 unmap_cons++;
134 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
135 pci_unmap_page(bnad->pcidev,
136 pci_unmap_addr(&unmap_array[unmap_cons],
137 dma_addr),
138 skb_shinfo(skb)->frags[i].size,
139 PCI_DMA_TODEVICE);
140 pci_unmap_addr_set(&unmap_array[unmap_cons], dma_addr,
141 0);
142 unmap_cons++;
143 }
144 dev_kfree_skb_any(skb);
145 }
146}
147
148/* Data Path Handlers */
149
150/*
151 * bnad_free_txbufs : Frees the Tx bufs on Tx completion
152 * Can be called in a) Interrupt context
153 * b) Sending context
154 * c) Tasklet context
155 */
156static u32
157bnad_free_txbufs(struct bnad *bnad,
158 struct bna_tcb *tcb)
159{
160 u32 sent_packets = 0, sent_bytes = 0;
161 u16 wis, unmap_cons, updated_hw_cons;
162 struct bnad_unmap_q *unmap_q = tcb->unmap_q;
163 struct bnad_skb_unmap *unmap_array;
164 struct sk_buff *skb;
165 int i;
166
167 /*
168 * Just return if TX is stopped. This check is useful
169 * when bnad_free_txbufs() runs out of a tasklet scheduled
170 * before bnad_cb_tx_cleanup() cleared BNAD_RF_TX_STARTED bit
171 * but this routine runs actually after the cleanup has been
172 * executed.
173 */
174 if (!test_bit(BNAD_RF_TX_STARTED, &bnad->run_flags))
175 return 0;
176
177 updated_hw_cons = *(tcb->hw_consumer_index);
178
179 wis = BNA_Q_INDEX_CHANGE(tcb->consumer_index,
180 updated_hw_cons, tcb->q_depth);
181
182 BUG_ON(!(wis <= BNA_QE_IN_USE_CNT(tcb, tcb->q_depth)));
183
184 unmap_array = unmap_q->unmap_array;
185 unmap_cons = unmap_q->consumer_index;
186
187 prefetch(&unmap_array[unmap_cons + 1]);
188 while (wis) {
189 skb = unmap_array[unmap_cons].skb;
190
191 unmap_array[unmap_cons].skb = NULL;
192
193 sent_packets++;
194 sent_bytes += skb->len;
195 wis -= BNA_TXQ_WI_NEEDED(1 + skb_shinfo(skb)->nr_frags);
196
197 pci_unmap_single(bnad->pcidev,
198 pci_unmap_addr(&unmap_array[unmap_cons],
199 dma_addr), skb_headlen(skb),
200 PCI_DMA_TODEVICE);
201 pci_unmap_addr_set(&unmap_array[unmap_cons], dma_addr, 0);
202 BNA_QE_INDX_ADD(unmap_cons, 1, unmap_q->q_depth);
203
204 prefetch(&unmap_array[unmap_cons + 1]);
205 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
206 prefetch(&unmap_array[unmap_cons + 1]);
207
208 pci_unmap_page(bnad->pcidev,
209 pci_unmap_addr(&unmap_array[unmap_cons],
210 dma_addr),
211 skb_shinfo(skb)->frags[i].size,
212 PCI_DMA_TODEVICE);
213 pci_unmap_addr_set(&unmap_array[unmap_cons], dma_addr,
214 0);
215 BNA_QE_INDX_ADD(unmap_cons, 1, unmap_q->q_depth);
216 }
217 dev_kfree_skb_any(skb);
218 }
219
220 /* Update consumer pointers. */
221 tcb->consumer_index = updated_hw_cons;
222 unmap_q->consumer_index = unmap_cons;
223
224 tcb->txq->tx_packets += sent_packets;
225 tcb->txq->tx_bytes += sent_bytes;
226
227 return sent_packets;
228}
229
230/* Tx Free Tasklet function */
231/* Frees for all the tcb's in all the Tx's */
232/*
233 * Scheduled from sending context, so that
234 * the fat Tx lock is not held for too long
235 * in the sending context.
236 */
237static void
238bnad_tx_free_tasklet(unsigned long bnad_ptr)
239{
240 struct bnad *bnad = (struct bnad *)bnad_ptr;
241 struct bna_tcb *tcb;
242 u32 acked;
243 int i, j;
244
245 for (i = 0; i < bnad->num_tx; i++) {
246 for (j = 0; j < bnad->num_txq_per_tx; j++) {
247 tcb = bnad->tx_info[i].tcb[j];
248 if (!tcb)
249 continue;
250 if (((u16) (*tcb->hw_consumer_index) !=
251 tcb->consumer_index) &&
252 (!test_and_set_bit(BNAD_TXQ_FREE_SENT,
253 &tcb->flags))) {
254 acked = bnad_free_txbufs(bnad, tcb);
255 bna_ib_ack(tcb->i_dbell, acked);
256 smp_mb__before_clear_bit();
257 clear_bit(BNAD_TXQ_FREE_SENT, &tcb->flags);
258 }
259 }
260 }
261}
262
263static u32
264bnad_tx(struct bnad *bnad, struct bna_tcb *tcb)
265{
266 struct net_device *netdev = bnad->netdev;
267 u32 sent;
268
269 if (test_and_set_bit(BNAD_TXQ_FREE_SENT, &tcb->flags))
270 return 0;
271
272 sent = bnad_free_txbufs(bnad, tcb);
273 if (sent) {
274 if (netif_queue_stopped(netdev) &&
275 netif_carrier_ok(netdev) &&
276 BNA_QE_FREE_CNT(tcb, tcb->q_depth) >=
277 BNAD_NETIF_WAKE_THRESHOLD) {
278 netif_wake_queue(netdev);
279 BNAD_UPDATE_CTR(bnad, netif_queue_wakeup);
280 }
281 bna_ib_ack(tcb->i_dbell, sent);
282 } else
283 bna_ib_ack(tcb->i_dbell, 0);
284
285 smp_mb__before_clear_bit();
286 clear_bit(BNAD_TXQ_FREE_SENT, &tcb->flags);
287
288 return sent;
289}
290
291/* MSIX Tx Completion Handler */
292static irqreturn_t
293bnad_msix_tx(int irq, void *data)
294{
295 struct bna_tcb *tcb = (struct bna_tcb *)data;
296 struct bnad *bnad = tcb->bnad;
297
298 bnad_tx(bnad, tcb);
299
300 return IRQ_HANDLED;
301}
302
303static void
304bnad_reset_rcb(struct bnad *bnad, struct bna_rcb *rcb)
305{
306 struct bnad_unmap_q *unmap_q = rcb->unmap_q;
307
308 rcb->producer_index = 0;
309 rcb->consumer_index = 0;
310
311 unmap_q->producer_index = 0;
312 unmap_q->consumer_index = 0;
313}
314
315static void
316bnad_free_rxbufs(struct bnad *bnad, struct bna_rcb *rcb)
317{
318 struct bnad_unmap_q *unmap_q;
319 struct sk_buff *skb;
320
321 unmap_q = rcb->unmap_q;
322 while (BNA_QE_IN_USE_CNT(unmap_q, unmap_q->q_depth)) {
323 skb = unmap_q->unmap_array[unmap_q->consumer_index].skb;
324 BUG_ON(!(skb));
325 unmap_q->unmap_array[unmap_q->consumer_index].skb = NULL;
326 pci_unmap_single(bnad->pcidev, pci_unmap_addr(&unmap_q->
327 unmap_array[unmap_q->consumer_index],
328 dma_addr), rcb->rxq->buffer_size +
329 NET_IP_ALIGN, PCI_DMA_FROMDEVICE);
330 dev_kfree_skb(skb);
331 BNA_QE_INDX_ADD(unmap_q->consumer_index, 1, unmap_q->q_depth);
332 BNA_QE_INDX_ADD(rcb->consumer_index, 1, rcb->q_depth);
333 }
334
335 bnad_reset_rcb(bnad, rcb);
336}
337
338static void
339bnad_alloc_n_post_rxbufs(struct bnad *bnad, struct bna_rcb *rcb)
340{
341 u16 to_alloc, alloced, unmap_prod, wi_range;
342 struct bnad_unmap_q *unmap_q = rcb->unmap_q;
343 struct bnad_skb_unmap *unmap_array;
344 struct bna_rxq_entry *rxent;
345 struct sk_buff *skb;
346 dma_addr_t dma_addr;
347
348 alloced = 0;
349 to_alloc =
350 BNA_QE_FREE_CNT(unmap_q, unmap_q->q_depth);
351
352 unmap_array = unmap_q->unmap_array;
353 unmap_prod = unmap_q->producer_index;
354
355 BNA_RXQ_QPGE_PTR_GET(unmap_prod, rcb->sw_qpt, rxent, wi_range);
356
357 while (to_alloc--) {
358 if (!wi_range) {
359 BNA_RXQ_QPGE_PTR_GET(unmap_prod, rcb->sw_qpt, rxent,
360 wi_range);
361 }
362 skb = alloc_skb(rcb->rxq->buffer_size + NET_IP_ALIGN,
363 GFP_ATOMIC);
364 if (unlikely(!skb)) {
365 BNAD_UPDATE_CTR(bnad, rxbuf_alloc_failed);
366 goto finishing;
367 }
368 skb->dev = bnad->netdev;
369 skb_reserve(skb, NET_IP_ALIGN);
370 unmap_array[unmap_prod].skb = skb;
371 dma_addr = pci_map_single(bnad->pcidev, skb->data,
372 rcb->rxq->buffer_size, PCI_DMA_FROMDEVICE);
373 pci_unmap_addr_set(&unmap_array[unmap_prod], dma_addr,
374 dma_addr);
375 BNA_SET_DMA_ADDR(dma_addr, &rxent->host_addr);
376 BNA_QE_INDX_ADD(unmap_prod, 1, unmap_q->q_depth);
377
378 rxent++;
379 wi_range--;
380 alloced++;
381 }
382
383finishing:
384 if (likely(alloced)) {
385 unmap_q->producer_index = unmap_prod;
386 rcb->producer_index = unmap_prod;
387 smp_mb();
388 bna_rxq_prod_indx_doorbell(rcb);
389 }
390}
391
392/*
393 * Locking is required in the enable path
394 * because it is called from a napi poll
395 * context, where the bna_lock is not held
396 * unlike the IRQ context.
397 */
398static void
399bnad_enable_txrx_irqs(struct bnad *bnad)
400{
401 struct bna_tcb *tcb;
402 struct bna_ccb *ccb;
403 int i, j;
404 unsigned long flags;
405
406 spin_lock_irqsave(&bnad->bna_lock, flags);
407 for (i = 0; i < bnad->num_tx; i++) {
408 for (j = 0; j < bnad->num_txq_per_tx; j++) {
409 tcb = bnad->tx_info[i].tcb[j];
410 bna_ib_coalescing_timer_set(tcb->i_dbell,
411 tcb->txq->ib->ib_config.coalescing_timeo);
412 bna_ib_ack(tcb->i_dbell, 0);
413 }
414 }
415
416 for (i = 0; i < bnad->num_rx; i++) {
417 for (j = 0; j < bnad->num_rxp_per_rx; j++) {
418 ccb = bnad->rx_info[i].rx_ctrl[j].ccb;
419 bnad_enable_rx_irq_unsafe(ccb);
420 }
421 }
422 spin_unlock_irqrestore(&bnad->bna_lock, flags);
423}
424
425static inline void
426bnad_refill_rxq(struct bnad *bnad, struct bna_rcb *rcb)
427{
428 struct bnad_unmap_q *unmap_q = rcb->unmap_q;
429
430 if (!test_and_set_bit(BNAD_RXQ_REFILL, &rcb->flags)) {
431 if (BNA_QE_FREE_CNT(unmap_q, unmap_q->q_depth)
432 >> BNAD_RXQ_REFILL_THRESHOLD_SHIFT)
433 bnad_alloc_n_post_rxbufs(bnad, rcb);
434 smp_mb__before_clear_bit();
435 clear_bit(BNAD_RXQ_REFILL, &rcb->flags);
436 }
437}
438
439static u32
440bnad_poll_cq(struct bnad *bnad, struct bna_ccb *ccb, int budget)
441{
442 struct bna_cq_entry *cmpl, *next_cmpl;
443 struct bna_rcb *rcb = NULL;
444 unsigned int wi_range, packets = 0, wis = 0;
445 struct bnad_unmap_q *unmap_q;
446 struct sk_buff *skb;
447 u32 flags;
448 u32 qid0 = ccb->rcb[0]->rxq->rxq_id;
449 struct bna_pkt_rate *pkt_rt = &ccb->pkt_rate;
450
451 prefetch(bnad->netdev);
452 BNA_CQ_QPGE_PTR_GET(ccb->producer_index, ccb->sw_qpt, cmpl,
453 wi_range);
454 BUG_ON(!(wi_range <= ccb->q_depth));
455 while (cmpl->valid && packets < budget) {
456 packets++;
457 BNA_UPDATE_PKT_CNT(pkt_rt, ntohs(cmpl->length));
458
459 if (qid0 == cmpl->rxq_id)
460 rcb = ccb->rcb[0];
461 else
462 rcb = ccb->rcb[1];
463
464 unmap_q = rcb->unmap_q;
465
466 skb = unmap_q->unmap_array[unmap_q->consumer_index].skb;
467 BUG_ON(!(skb));
468 unmap_q->unmap_array[unmap_q->consumer_index].skb = NULL;
469 pci_unmap_single(bnad->pcidev,
470 pci_unmap_addr(&unmap_q->
471 unmap_array[unmap_q->
472 consumer_index],
473 dma_addr),
474 rcb->rxq->buffer_size,
475 PCI_DMA_FROMDEVICE);
476 BNA_QE_INDX_ADD(unmap_q->consumer_index, 1, unmap_q->q_depth);
477
478 /* Should be more efficient ? Performance ? */
479 BNA_QE_INDX_ADD(rcb->consumer_index, 1, rcb->q_depth);
480
481 wis++;
482 if (likely(--wi_range))
483 next_cmpl = cmpl + 1;
484 else {
485 BNA_QE_INDX_ADD(ccb->producer_index, wis, ccb->q_depth);
486 wis = 0;
487 BNA_CQ_QPGE_PTR_GET(ccb->producer_index, ccb->sw_qpt,
488 next_cmpl, wi_range);
489 BUG_ON(!(wi_range <= ccb->q_depth));
490 }
491 prefetch(next_cmpl);
492
493 flags = ntohl(cmpl->flags);
494 if (unlikely
495 (flags &
496 (BNA_CQ_EF_MAC_ERROR | BNA_CQ_EF_FCS_ERROR |
497 BNA_CQ_EF_TOO_LONG))) {
498 dev_kfree_skb_any(skb);
499 rcb->rxq->rx_packets_with_error++;
500 goto next;
501 }
502
503 skb_put(skb, ntohs(cmpl->length));
504 if (likely
505 (bnad->rx_csum &&
506 (((flags & BNA_CQ_EF_IPV4) &&
507 (flags & BNA_CQ_EF_L3_CKSUM_OK)) ||
508 (flags & BNA_CQ_EF_IPV6)) &&
509 (flags & (BNA_CQ_EF_TCP | BNA_CQ_EF_UDP)) &&
510 (flags & BNA_CQ_EF_L4_CKSUM_OK)))
511 skb->ip_summed = CHECKSUM_UNNECESSARY;
512 else
513 skb->ip_summed = CHECKSUM_NONE;
514
515 rcb->rxq->rx_packets++;
516 rcb->rxq->rx_bytes += skb->len;
517 skb->protocol = eth_type_trans(skb, bnad->netdev);
518
519 if (bnad->vlan_grp && (flags & BNA_CQ_EF_VLAN)) {
520 struct bnad_rx_ctrl *rx_ctrl =
521 (struct bnad_rx_ctrl *)ccb->ctrl;
522 if (skb->ip_summed == CHECKSUM_UNNECESSARY)
523 vlan_gro_receive(&rx_ctrl->napi, bnad->vlan_grp,
524 ntohs(cmpl->vlan_tag), skb);
525 else
526 vlan_hwaccel_receive_skb(skb,
527 bnad->vlan_grp,
528 ntohs(cmpl->vlan_tag));
529
530 } else { /* Not VLAN tagged/stripped */
531 struct bnad_rx_ctrl *rx_ctrl =
532 (struct bnad_rx_ctrl *)ccb->ctrl;
533 if (skb->ip_summed == CHECKSUM_UNNECESSARY)
534 napi_gro_receive(&rx_ctrl->napi, skb);
535 else
536 netif_receive_skb(skb);
537 }
538
539next:
540 cmpl->valid = 0;
541 cmpl = next_cmpl;
542 }
543
544 BNA_QE_INDX_ADD(ccb->producer_index, wis, ccb->q_depth);
545
546 if (likely(ccb)) {
547 bna_ib_ack(ccb->i_dbell, packets);
548 bnad_refill_rxq(bnad, ccb->rcb[0]);
549 if (ccb->rcb[1])
550 bnad_refill_rxq(bnad, ccb->rcb[1]);
551 } else
552 bna_ib_ack(ccb->i_dbell, 0);
553
554 return packets;
555}
556
557static void
558bnad_disable_rx_irq(struct bnad *bnad, struct bna_ccb *ccb)
559{
560 bna_ib_coalescing_timer_set(ccb->i_dbell, 0);
561 bna_ib_ack(ccb->i_dbell, 0);
562}
563
564static void
565bnad_enable_rx_irq(struct bnad *bnad, struct bna_ccb *ccb)
566{
567 spin_lock_irq(&bnad->bna_lock); /* Because of polling context */
568 bnad_enable_rx_irq_unsafe(ccb);
569 spin_unlock_irq(&bnad->bna_lock);
570}
571
572static void
573bnad_netif_rx_schedule_poll(struct bnad *bnad, struct bna_ccb *ccb)
574{
575 struct bnad_rx_ctrl *rx_ctrl = (struct bnad_rx_ctrl *)(ccb->ctrl);
576 if (likely(napi_schedule_prep((&rx_ctrl->napi)))) {
577 bnad_disable_rx_irq(bnad, ccb);
578 __napi_schedule((&rx_ctrl->napi));
579 }
580 BNAD_UPDATE_CTR(bnad, netif_rx_schedule);
581}
582
583/* MSIX Rx Path Handler */
584static irqreturn_t
585bnad_msix_rx(int irq, void *data)
586{
587 struct bna_ccb *ccb = (struct bna_ccb *)data;
588 struct bnad *bnad = ccb->bnad;
589
590 bnad_netif_rx_schedule_poll(bnad, ccb);
591
592 return IRQ_HANDLED;
593}
594
595/* Interrupt handlers */
596
597/* Mbox Interrupt Handlers */
598static irqreturn_t
599bnad_msix_mbox_handler(int irq, void *data)
600{
601 u32 intr_status;
602 unsigned long flags;
603 struct net_device *netdev = data;
604 struct bnad *bnad;
605
606 bnad = netdev_priv(netdev);
607
608 /* BNA_ISR_GET(bnad); Inc Ref count */
609 spin_lock_irqsave(&bnad->bna_lock, flags);
610
611 bna_intr_status_get(&bnad->bna, intr_status);
612
613 if (BNA_IS_MBOX_ERR_INTR(intr_status))
614 bna_mbox_handler(&bnad->bna, intr_status);
615
616 spin_unlock_irqrestore(&bnad->bna_lock, flags);
617
618 /* BNAD_ISR_PUT(bnad); Dec Ref count */
619 return IRQ_HANDLED;
620}
621
622static irqreturn_t
623bnad_isr(int irq, void *data)
624{
625 int i, j;
626 u32 intr_status;
627 unsigned long flags;
628 struct net_device *netdev = data;
629 struct bnad *bnad = netdev_priv(netdev);
630 struct bnad_rx_info *rx_info;
631 struct bnad_rx_ctrl *rx_ctrl;
632
633 spin_lock_irqsave(&bnad->bna_lock, flags);
634
635 bna_intr_status_get(&bnad->bna, intr_status);
636 if (!intr_status) {
637 spin_unlock_irqrestore(&bnad->bna_lock, flags);
638 return IRQ_NONE;
639 }
640
641 if (BNA_IS_MBOX_ERR_INTR(intr_status)) {
642 bna_mbox_handler(&bnad->bna, intr_status);
643 if (!BNA_IS_INTX_DATA_INTR(intr_status)) {
644 spin_unlock_irqrestore(&bnad->bna_lock, flags);
645 goto done;
646 }
647 }
648 spin_unlock_irqrestore(&bnad->bna_lock, flags);
649
650 /* Process data interrupts */
651 for (i = 0; i < bnad->num_rx; i++) {
652 rx_info = &bnad->rx_info[i];
653 if (!rx_info->rx)
654 continue;
655 for (j = 0; j < bnad->num_rxp_per_rx; j++) {
656 rx_ctrl = &rx_info->rx_ctrl[j];
657 if (rx_ctrl->ccb)
658 bnad_netif_rx_schedule_poll(bnad,
659 rx_ctrl->ccb);
660 }
661 }
662done:
663 return IRQ_HANDLED;
664}
665
666/*
667 * Called in interrupt / callback context
668 * with bna_lock held, so cfg_flags access is OK
669 */
670static void
671bnad_enable_mbox_irq(struct bnad *bnad)
672{
673 int irq = BNAD_GET_MBOX_IRQ(bnad);
674
675 if (!(bnad->cfg_flags & BNAD_CF_MSIX))
676 return;
677
678 if (test_and_clear_bit(BNAD_RF_MBOX_IRQ_DISABLED, &bnad->run_flags))
679 enable_irq(irq);
680 BNAD_UPDATE_CTR(bnad, mbox_intr_enabled);
681}
682
683/*
684 * Called with bnad->bna_lock held b'cos of
685 * bnad->cfg_flags access.
686 */
687void
688bnad_disable_mbox_irq(struct bnad *bnad)
689{
690 int irq = BNAD_GET_MBOX_IRQ(bnad);
691
692 if (!(bnad->cfg_flags & BNAD_CF_MSIX))
693 return;
694
695 if (!test_and_set_bit(BNAD_RF_MBOX_IRQ_DISABLED, &bnad->run_flags))
696 disable_irq_nosync(irq);
697 BNAD_UPDATE_CTR(bnad, mbox_intr_disabled);
698}
699
700/* Control Path Handlers */
701
702/* Callbacks */
703void
704bnad_cb_device_enable_mbox_intr(struct bnad *bnad)
705{
706 bnad_enable_mbox_irq(bnad);
707}
708
709void
710bnad_cb_device_disable_mbox_intr(struct bnad *bnad)
711{
712 bnad_disable_mbox_irq(bnad);
713}
714
715void
716bnad_cb_device_enabled(struct bnad *bnad, enum bna_cb_status status)
717{
718 complete(&bnad->bnad_completions.ioc_comp);
719 bnad->bnad_completions.ioc_comp_status = status;
720}
721
722void
723bnad_cb_device_disabled(struct bnad *bnad, enum bna_cb_status status)
724{
725 complete(&bnad->bnad_completions.ioc_comp);
726 bnad->bnad_completions.ioc_comp_status = status;
727}
728
729static void
730bnad_cb_port_disabled(void *arg, enum bna_cb_status status)
731{
732 struct bnad *bnad = (struct bnad *)arg;
733
734 complete(&bnad->bnad_completions.port_comp);
735
736 netif_carrier_off(bnad->netdev);
737}
738
739void
740bnad_cb_port_link_status(struct bnad *bnad,
741 enum bna_link_status link_status)
742{
743 bool link_up = 0;
744
745 link_up = (link_status == BNA_LINK_UP) || (link_status == BNA_CEE_UP);
746
747 if (link_status == BNA_CEE_UP) {
748 set_bit(BNAD_RF_CEE_RUNNING, &bnad->run_flags);
749 BNAD_UPDATE_CTR(bnad, cee_up);
750 } else
751 clear_bit(BNAD_RF_CEE_RUNNING, &bnad->run_flags);
752
753 if (link_up) {
754 if (!netif_carrier_ok(bnad->netdev)) {
755 pr_warn("bna: %s link up\n",
756 bnad->netdev->name);
757 netif_carrier_on(bnad->netdev);
758 BNAD_UPDATE_CTR(bnad, link_toggle);
759 if (test_bit(BNAD_RF_TX_STARTED, &bnad->run_flags)) {
760 /* Force an immediate Transmit Schedule */
761 pr_info("bna: %s TX_STARTED\n",
762 bnad->netdev->name);
763 netif_wake_queue(bnad->netdev);
764 BNAD_UPDATE_CTR(bnad, netif_queue_wakeup);
765 } else {
766 netif_stop_queue(bnad->netdev);
767 BNAD_UPDATE_CTR(bnad, netif_queue_stop);
768 }
769 }
770 } else {
771 if (netif_carrier_ok(bnad->netdev)) {
772 pr_warn("bna: %s link down\n",
773 bnad->netdev->name);
774 netif_carrier_off(bnad->netdev);
775 BNAD_UPDATE_CTR(bnad, link_toggle);
776 }
777 }
778}
779
780static void
781bnad_cb_tx_disabled(void *arg, struct bna_tx *tx,
782 enum bna_cb_status status)
783{
784 struct bnad *bnad = (struct bnad *)arg;
785
786 complete(&bnad->bnad_completions.tx_comp);
787}
788
789static void
790bnad_cb_tcb_setup(struct bnad *bnad, struct bna_tcb *tcb)
791{
792 struct bnad_tx_info *tx_info =
793 (struct bnad_tx_info *)tcb->txq->tx->priv;
794 struct bnad_unmap_q *unmap_q = tcb->unmap_q;
795
796 tx_info->tcb[tcb->id] = tcb;
797 unmap_q->producer_index = 0;
798 unmap_q->consumer_index = 0;
799 unmap_q->q_depth = BNAD_TX_UNMAPQ_DEPTH;
800}
801
802static void
803bnad_cb_tcb_destroy(struct bnad *bnad, struct bna_tcb *tcb)
804{
805 struct bnad_tx_info *tx_info =
806 (struct bnad_tx_info *)tcb->txq->tx->priv;
807
808 tx_info->tcb[tcb->id] = NULL;
809}
810
811static void
812bnad_cb_rcb_setup(struct bnad *bnad, struct bna_rcb *rcb)
813{
814 struct bnad_unmap_q *unmap_q = rcb->unmap_q;
815
816 unmap_q->producer_index = 0;
817 unmap_q->consumer_index = 0;
818 unmap_q->q_depth = BNAD_RX_UNMAPQ_DEPTH;
819}
820
821static void
822bnad_cb_ccb_setup(struct bnad *bnad, struct bna_ccb *ccb)
823{
824 struct bnad_rx_info *rx_info =
825 (struct bnad_rx_info *)ccb->cq->rx->priv;
826
827 rx_info->rx_ctrl[ccb->id].ccb = ccb;
828 ccb->ctrl = &rx_info->rx_ctrl[ccb->id];
829}
830
831static void
832bnad_cb_ccb_destroy(struct bnad *bnad, struct bna_ccb *ccb)
833{
834 struct bnad_rx_info *rx_info =
835 (struct bnad_rx_info *)ccb->cq->rx->priv;
836
837 rx_info->rx_ctrl[ccb->id].ccb = NULL;
838}
839
840static void
841bnad_cb_tx_stall(struct bnad *bnad, struct bna_tcb *tcb)
842{
843 struct bnad_tx_info *tx_info =
844 (struct bnad_tx_info *)tcb->txq->tx->priv;
845
846 if (tx_info != &bnad->tx_info[0])
847 return;
848
849 clear_bit(BNAD_RF_TX_STARTED, &bnad->run_flags);
850 netif_stop_queue(bnad->netdev);
851 pr_info("bna: %s TX_STOPPED\n", bnad->netdev->name);
852}
853
854static void
855bnad_cb_tx_resume(struct bnad *bnad, struct bna_tcb *tcb)
856{
857 if (test_and_set_bit(BNAD_RF_TX_STARTED, &bnad->run_flags))
858 return;
859
860 if (netif_carrier_ok(bnad->netdev)) {
861 pr_info("bna: %s TX_STARTED\n", bnad->netdev->name);
862 netif_wake_queue(bnad->netdev);
863 BNAD_UPDATE_CTR(bnad, netif_queue_wakeup);
864 }
865}
866
867static void
868bnad_cb_tx_cleanup(struct bnad *bnad, struct bna_tcb *tcb)
869{
870 struct bnad_unmap_q *unmap_q = tcb->unmap_q;
871
872 if (!tcb || (!tcb->unmap_q))
873 return;
874
875 if (!unmap_q->unmap_array)
876 return;
877
878 if (test_and_set_bit(BNAD_TXQ_FREE_SENT, &tcb->flags))
879 return;
880
881 bnad_free_all_txbufs(bnad, tcb);
882
883 unmap_q->producer_index = 0;
884 unmap_q->consumer_index = 0;
885
886 smp_mb__before_clear_bit();
887 clear_bit(BNAD_TXQ_FREE_SENT, &tcb->flags);
888}
889
890static void
891bnad_cb_rx_cleanup(struct bnad *bnad,
892 struct bna_ccb *ccb)
893{
894 bnad_cq_cmpl_init(bnad, ccb);
895
896 bnad_free_rxbufs(bnad, ccb->rcb[0]);
897 clear_bit(BNAD_RXQ_STARTED, &ccb->rcb[0]->flags);
898
899 if (ccb->rcb[1]) {
900 bnad_free_rxbufs(bnad, ccb->rcb[1]);
901 clear_bit(BNAD_RXQ_STARTED, &ccb->rcb[1]->flags);
902 }
903}
904
905static void
906bnad_cb_rx_post(struct bnad *bnad, struct bna_rcb *rcb)
907{
908 struct bnad_unmap_q *unmap_q = rcb->unmap_q;
909
910 set_bit(BNAD_RXQ_STARTED, &rcb->flags);
911
912 /* Now allocate & post buffers for this RCB */
913 /* !!Allocation in callback context */
914 if (!test_and_set_bit(BNAD_RXQ_REFILL, &rcb->flags)) {
915 if (BNA_QE_FREE_CNT(unmap_q, unmap_q->q_depth)
916 >> BNAD_RXQ_REFILL_THRESHOLD_SHIFT)
917 bnad_alloc_n_post_rxbufs(bnad, rcb);
918 smp_mb__before_clear_bit();
919 clear_bit(BNAD_RXQ_REFILL, &rcb->flags);
920 }
921}
922
923static void
924bnad_cb_rx_disabled(void *arg, struct bna_rx *rx,
925 enum bna_cb_status status)
926{
927 struct bnad *bnad = (struct bnad *)arg;
928
929 complete(&bnad->bnad_completions.rx_comp);
930}
931
932static void
933bnad_cb_rx_mcast_add(struct bnad *bnad, struct bna_rx *rx,
934 enum bna_cb_status status)
935{
936 bnad->bnad_completions.mcast_comp_status = status;
937 complete(&bnad->bnad_completions.mcast_comp);
938}
939
940void
941bnad_cb_stats_get(struct bnad *bnad, enum bna_cb_status status,
942 struct bna_stats *stats)
943{
944 if (status == BNA_CB_SUCCESS)
945 BNAD_UPDATE_CTR(bnad, hw_stats_updates);
946
947 if (!netif_running(bnad->netdev) ||
948 !test_bit(BNAD_RF_STATS_TIMER_RUNNING, &bnad->run_flags))
949 return;
950
951 mod_timer(&bnad->stats_timer,
952 jiffies + msecs_to_jiffies(BNAD_STATS_TIMER_FREQ));
953}
954
955void
956bnad_cb_stats_clr(struct bnad *bnad)
957{
958}
959
960/* Resource allocation, free functions */
961
962static void
963bnad_mem_free(struct bnad *bnad,
964 struct bna_mem_info *mem_info)
965{
966 int i;
967 dma_addr_t dma_pa;
968
969 if (mem_info->mdl == NULL)
970 return;
971
972 for (i = 0; i < mem_info->num; i++) {
973 if (mem_info->mdl[i].kva != NULL) {
974 if (mem_info->mem_type == BNA_MEM_T_DMA) {
975 BNA_GET_DMA_ADDR(&(mem_info->mdl[i].dma),
976 dma_pa);
977 pci_free_consistent(bnad->pcidev,
978 mem_info->mdl[i].len,
979 mem_info->mdl[i].kva, dma_pa);
980 } else
981 kfree(mem_info->mdl[i].kva);
982 }
983 }
984 kfree(mem_info->mdl);
985 mem_info->mdl = NULL;
986}
987
988static int
989bnad_mem_alloc(struct bnad *bnad,
990 struct bna_mem_info *mem_info)
991{
992 int i;
993 dma_addr_t dma_pa;
994
995 if ((mem_info->num == 0) || (mem_info->len == 0)) {
996 mem_info->mdl = NULL;
997 return 0;
998 }
999
1000 mem_info->mdl = kcalloc(mem_info->num, sizeof(struct bna_mem_descr),
1001 GFP_KERNEL);
1002 if (mem_info->mdl == NULL)
1003 return -ENOMEM;
1004
1005 if (mem_info->mem_type == BNA_MEM_T_DMA) {
1006 for (i = 0; i < mem_info->num; i++) {
1007 mem_info->mdl[i].len = mem_info->len;
1008 mem_info->mdl[i].kva =
1009 pci_alloc_consistent(bnad->pcidev,
1010 mem_info->len, &dma_pa);
1011
1012 if (mem_info->mdl[i].kva == NULL)
1013 goto err_return;
1014
1015 BNA_SET_DMA_ADDR(dma_pa,
1016 &(mem_info->mdl[i].dma));
1017 }
1018 } else {
1019 for (i = 0; i < mem_info->num; i++) {
1020 mem_info->mdl[i].len = mem_info->len;
1021 mem_info->mdl[i].kva = kzalloc(mem_info->len,
1022 GFP_KERNEL);
1023 if (mem_info->mdl[i].kva == NULL)
1024 goto err_return;
1025 }
1026 }
1027
1028 return 0;
1029
1030err_return:
1031 bnad_mem_free(bnad, mem_info);
1032 return -ENOMEM;
1033}
1034
1035/* Free IRQ for Mailbox */
1036static void
1037bnad_mbox_irq_free(struct bnad *bnad,
1038 struct bna_intr_info *intr_info)
1039{
1040 int irq;
1041 unsigned long flags;
1042
1043 if (intr_info->idl == NULL)
1044 return;
1045
1046 spin_lock_irqsave(&bnad->bna_lock, flags);
1047
1048 bnad_disable_mbox_irq(bnad);
1049
1050 irq = BNAD_GET_MBOX_IRQ(bnad);
1051 free_irq(irq, bnad->netdev);
1052
1053 spin_unlock_irqrestore(&bnad->bna_lock, flags);
1054
1055 kfree(intr_info->idl);
1056}
1057
1058/*
1059 * Allocates IRQ for Mailbox, but keep it disabled
1060 * This will be enabled once we get the mbox enable callback
1061 * from bna
1062 */
1063static int
1064bnad_mbox_irq_alloc(struct bnad *bnad,
1065 struct bna_intr_info *intr_info)
1066{
1067 int err;
1068 unsigned long flags;
1069 u32 irq;
1070 irq_handler_t irq_handler;
1071
1072 /* Mbox should use only 1 vector */
1073
1074 intr_info->idl = kzalloc(sizeof(*(intr_info->idl)), GFP_KERNEL);
1075 if (!intr_info->idl)
1076 return -ENOMEM;
1077
1078 spin_lock_irqsave(&bnad->bna_lock, flags);
1079 if (bnad->cfg_flags & BNAD_CF_MSIX) {
1080 irq_handler = (irq_handler_t)bnad_msix_mbox_handler;
1081 irq = bnad->msix_table[bnad->msix_num - 1].vector;
1082 flags = 0;
1083 intr_info->intr_type = BNA_INTR_T_MSIX;
1084 intr_info->idl[0].vector = bnad->msix_num - 1;
1085 } else {
1086 irq_handler = (irq_handler_t)bnad_isr;
1087 irq = bnad->pcidev->irq;
1088 flags = IRQF_SHARED;
1089 intr_info->intr_type = BNA_INTR_T_INTX;
1090 /* intr_info->idl.vector = 0 ? */
1091 }
1092 spin_unlock_irqrestore(&bnad->bna_lock, flags);
1093
1094 sprintf(bnad->mbox_irq_name, "%s", BNAD_NAME);
1095
1096 err = request_irq(irq, irq_handler, flags,
1097 bnad->mbox_irq_name, bnad->netdev);
1098 if (err) {
1099 kfree(intr_info->idl);
1100 intr_info->idl = NULL;
1101 return err;
1102 }
1103
1104 spin_lock_irqsave(&bnad->bna_lock, flags);
1105 bnad_disable_mbox_irq(bnad);
1106 spin_unlock_irqrestore(&bnad->bna_lock, flags);
1107 return 0;
1108}
1109
1110static void
1111bnad_txrx_irq_free(struct bnad *bnad, struct bna_intr_info *intr_info)
1112{
1113 kfree(intr_info->idl);
1114 intr_info->idl = NULL;
1115}
1116
1117/* Allocates Interrupt Descriptor List for MSIX/INT-X vectors */
1118static int
1119bnad_txrx_irq_alloc(struct bnad *bnad, enum bnad_intr_source src,
1120 uint txrx_id, struct bna_intr_info *intr_info)
1121{
1122 int i, vector_start = 0;
1123 u32 cfg_flags;
1124 unsigned long flags;
1125
1126 spin_lock_irqsave(&bnad->bna_lock, flags);
1127 cfg_flags = bnad->cfg_flags;
1128 spin_unlock_irqrestore(&bnad->bna_lock, flags);
1129
1130 if (cfg_flags & BNAD_CF_MSIX) {
1131 intr_info->intr_type = BNA_INTR_T_MSIX;
1132 intr_info->idl = kcalloc(intr_info->num,
1133 sizeof(struct bna_intr_descr),
1134 GFP_KERNEL);
1135 if (!intr_info->idl)
1136 return -ENOMEM;
1137
1138 switch (src) {
1139 case BNAD_INTR_TX:
1140 vector_start = txrx_id;
1141 break;
1142
1143 case BNAD_INTR_RX:
1144 vector_start = bnad->num_tx * bnad->num_txq_per_tx +
1145 txrx_id;
1146 break;
1147
1148 default:
1149 BUG();
1150 }
1151
1152 for (i = 0; i < intr_info->num; i++)
1153 intr_info->idl[i].vector = vector_start + i;
1154 } else {
1155 intr_info->intr_type = BNA_INTR_T_INTX;
1156 intr_info->num = 1;
1157 intr_info->idl = kcalloc(intr_info->num,
1158 sizeof(struct bna_intr_descr),
1159 GFP_KERNEL);
1160 if (!intr_info->idl)
1161 return -ENOMEM;
1162
1163 switch (src) {
1164 case BNAD_INTR_TX:
1165 intr_info->idl[0].vector = 0x1; /* Bit mask : Tx IB */
1166 break;
1167
1168 case BNAD_INTR_RX:
1169 intr_info->idl[0].vector = 0x2; /* Bit mask : Rx IB */
1170 break;
1171 }
1172 }
1173 return 0;
1174}
1175
1176/**
1177 * NOTE: Should be called for MSIX only
1178 * Unregisters Tx MSIX vector(s) from the kernel
1179 */
1180static void
1181bnad_tx_msix_unregister(struct bnad *bnad, struct bnad_tx_info *tx_info,
1182 int num_txqs)
1183{
1184 int i;
1185 int vector_num;
1186
1187 for (i = 0; i < num_txqs; i++) {
1188 if (tx_info->tcb[i] == NULL)
1189 continue;
1190
1191 vector_num = tx_info->tcb[i]->intr_vector;
1192 free_irq(bnad->msix_table[vector_num].vector, tx_info->tcb[i]);
1193 }
1194}
1195
1196/**
1197 * NOTE: Should be called for MSIX only
1198 * Registers Tx MSIX vector(s) and ISR(s), cookie with the kernel
1199 */
1200static int
1201bnad_tx_msix_register(struct bnad *bnad, struct bnad_tx_info *tx_info,
1202 uint tx_id, int num_txqs)
1203{
1204 int i;
1205 int err;
1206 int vector_num;
1207
1208 for (i = 0; i < num_txqs; i++) {
1209 vector_num = tx_info->tcb[i]->intr_vector;
1210 sprintf(tx_info->tcb[i]->name, "%s TXQ %d", bnad->netdev->name,
1211 tx_id + tx_info->tcb[i]->id);
1212 err = request_irq(bnad->msix_table[vector_num].vector,
1213 (irq_handler_t)bnad_msix_tx, 0,
1214 tx_info->tcb[i]->name,
1215 tx_info->tcb[i]);
1216 if (err)
1217 goto err_return;
1218 }
1219
1220 return 0;
1221
1222err_return:
1223 if (i > 0)
1224 bnad_tx_msix_unregister(bnad, tx_info, (i - 1));
1225 return -1;
1226}
1227
1228/**
1229 * NOTE: Should be called for MSIX only
1230 * Unregisters Rx MSIX vector(s) from the kernel
1231 */
1232static void
1233bnad_rx_msix_unregister(struct bnad *bnad, struct bnad_rx_info *rx_info,
1234 int num_rxps)
1235{
1236 int i;
1237 int vector_num;
1238
1239 for (i = 0; i < num_rxps; i++) {
1240 if (rx_info->rx_ctrl[i].ccb == NULL)
1241 continue;
1242
1243 vector_num = rx_info->rx_ctrl[i].ccb->intr_vector;
1244 free_irq(bnad->msix_table[vector_num].vector,
1245 rx_info->rx_ctrl[i].ccb);
1246 }
1247}
1248
1249/**
1250 * NOTE: Should be called for MSIX only
1251 * Registers Tx MSIX vector(s) and ISR(s), cookie with the kernel
1252 */
1253static int
1254bnad_rx_msix_register(struct bnad *bnad, struct bnad_rx_info *rx_info,
1255 uint rx_id, int num_rxps)
1256{
1257 int i;
1258 int err;
1259 int vector_num;
1260
1261 for (i = 0; i < num_rxps; i++) {
1262 vector_num = rx_info->rx_ctrl[i].ccb->intr_vector;
1263 sprintf(rx_info->rx_ctrl[i].ccb->name, "%s CQ %d",
1264 bnad->netdev->name,
1265 rx_id + rx_info->rx_ctrl[i].ccb->id);
1266 err = request_irq(bnad->msix_table[vector_num].vector,
1267 (irq_handler_t)bnad_msix_rx, 0,
1268 rx_info->rx_ctrl[i].ccb->name,
1269 rx_info->rx_ctrl[i].ccb);
1270 if (err)
1271 goto err_return;
1272 }
1273
1274 return 0;
1275
1276err_return:
1277 if (i > 0)
1278 bnad_rx_msix_unregister(bnad, rx_info, (i - 1));
1279 return -1;
1280}
1281
1282/* Free Tx object Resources */
1283static void
1284bnad_tx_res_free(struct bnad *bnad, struct bna_res_info *res_info)
1285{
1286 int i;
1287
1288 for (i = 0; i < BNA_TX_RES_T_MAX; i++) {
1289 if (res_info[i].res_type == BNA_RES_T_MEM)
1290 bnad_mem_free(bnad, &res_info[i].res_u.mem_info);
1291 else if (res_info[i].res_type == BNA_RES_T_INTR)
1292 bnad_txrx_irq_free(bnad, &res_info[i].res_u.intr_info);
1293 }
1294}
1295
1296/* Allocates memory and interrupt resources for Tx object */
1297static int
1298bnad_tx_res_alloc(struct bnad *bnad, struct bna_res_info *res_info,
1299 uint tx_id)
1300{
1301 int i, err = 0;
1302
1303 for (i = 0; i < BNA_TX_RES_T_MAX; i++) {
1304 if (res_info[i].res_type == BNA_RES_T_MEM)
1305 err = bnad_mem_alloc(bnad,
1306 &res_info[i].res_u.mem_info);
1307 else if (res_info[i].res_type == BNA_RES_T_INTR)
1308 err = bnad_txrx_irq_alloc(bnad, BNAD_INTR_TX, tx_id,
1309 &res_info[i].res_u.intr_info);
1310 if (err)
1311 goto err_return;
1312 }
1313 return 0;
1314
1315err_return:
1316 bnad_tx_res_free(bnad, res_info);
1317 return err;
1318}
1319
1320/* Free Rx object Resources */
1321static void
1322bnad_rx_res_free(struct bnad *bnad, struct bna_res_info *res_info)
1323{
1324 int i;
1325
1326 for (i = 0; i < BNA_RX_RES_T_MAX; i++) {
1327 if (res_info[i].res_type == BNA_RES_T_MEM)
1328 bnad_mem_free(bnad, &res_info[i].res_u.mem_info);
1329 else if (res_info[i].res_type == BNA_RES_T_INTR)
1330 bnad_txrx_irq_free(bnad, &res_info[i].res_u.intr_info);
1331 }
1332}
1333
1334/* Allocates memory and interrupt resources for Rx object */
1335static int
1336bnad_rx_res_alloc(struct bnad *bnad, struct bna_res_info *res_info,
1337 uint rx_id)
1338{
1339 int i, err = 0;
1340
1341 /* All memory needs to be allocated before setup_ccbs */
1342 for (i = 0; i < BNA_RX_RES_T_MAX; i++) {
1343 if (res_info[i].res_type == BNA_RES_T_MEM)
1344 err = bnad_mem_alloc(bnad,
1345 &res_info[i].res_u.mem_info);
1346 else if (res_info[i].res_type == BNA_RES_T_INTR)
1347 err = bnad_txrx_irq_alloc(bnad, BNAD_INTR_RX, rx_id,
1348 &res_info[i].res_u.intr_info);
1349 if (err)
1350 goto err_return;
1351 }
1352 return 0;
1353
1354err_return:
1355 bnad_rx_res_free(bnad, res_info);
1356 return err;
1357}
1358
1359/* Timer callbacks */
1360/* a) IOC timer */
1361static void
1362bnad_ioc_timeout(unsigned long data)
1363{
1364 struct bnad *bnad = (struct bnad *)data;
1365 unsigned long flags;
1366
1367 spin_lock_irqsave(&bnad->bna_lock, flags);
1368 bfa_ioc_timeout((void *) &bnad->bna.device.ioc);
1369 spin_unlock_irqrestore(&bnad->bna_lock, flags);
1370}
1371
1372static void
1373bnad_ioc_hb_check(unsigned long data)
1374{
1375 struct bnad *bnad = (struct bnad *)data;
1376 unsigned long flags;
1377
1378 spin_lock_irqsave(&bnad->bna_lock, flags);
1379 bfa_ioc_hb_check((void *) &bnad->bna.device.ioc);
1380 spin_unlock_irqrestore(&bnad->bna_lock, flags);
1381}
1382
1383static void
1384bnad_ioc_sem_timeout(unsigned long data)
1385{
1386 struct bnad *bnad = (struct bnad *)data;
1387 unsigned long flags;
1388
1389 spin_lock_irqsave(&bnad->bna_lock, flags);
1390 bfa_ioc_sem_timeout((void *) &bnad->bna.device.ioc);
1391 spin_unlock_irqrestore(&bnad->bna_lock, flags);
1392}
1393
1394/*
1395 * All timer routines use bnad->bna_lock to protect against
1396 * the following race, which may occur in case of no locking:
1397 * Time CPU m CPU n
1398 * 0 1 = test_bit
1399 * 1 clear_bit
1400 * 2 del_timer_sync
1401 * 3 mod_timer
1402 */
1403
1404/* b) Dynamic Interrupt Moderation Timer */
1405static void
1406bnad_dim_timeout(unsigned long data)
1407{
1408 struct bnad *bnad = (struct bnad *)data;
1409 struct bnad_rx_info *rx_info;
1410 struct bnad_rx_ctrl *rx_ctrl;
1411 int i, j;
1412 unsigned long flags;
1413
1414 if (!netif_carrier_ok(bnad->netdev))
1415 return;
1416
1417 spin_lock_irqsave(&bnad->bna_lock, flags);
1418 for (i = 0; i < bnad->num_rx; i++) {
1419 rx_info = &bnad->rx_info[i];
1420 if (!rx_info->rx)
1421 continue;
1422 for (j = 0; j < bnad->num_rxp_per_rx; j++) {
1423 rx_ctrl = &rx_info->rx_ctrl[j];
1424 if (!rx_ctrl->ccb)
1425 continue;
1426 bna_rx_dim_update(rx_ctrl->ccb);
1427 }
1428 }
1429
1430 /* Check for BNAD_CF_DIM_ENABLED, does not eleminate a race */
1431 if (test_bit(BNAD_RF_DIM_TIMER_RUNNING, &bnad->run_flags))
1432 mod_timer(&bnad->dim_timer,
1433 jiffies + msecs_to_jiffies(BNAD_DIM_TIMER_FREQ));
1434 spin_unlock_irqrestore(&bnad->bna_lock, flags);
1435}
1436
1437/* c) Statistics Timer */
1438static void
1439bnad_stats_timeout(unsigned long data)
1440{
1441 struct bnad *bnad = (struct bnad *)data;
1442 unsigned long flags;
1443
1444 if (!netif_running(bnad->netdev) ||
1445 !test_bit(BNAD_RF_STATS_TIMER_RUNNING, &bnad->run_flags))
1446 return;
1447
1448 spin_lock_irqsave(&bnad->bna_lock, flags);
1449 bna_stats_get(&bnad->bna);
1450 spin_unlock_irqrestore(&bnad->bna_lock, flags);
1451}
1452
1453/*
1454 * Set up timer for DIM
1455 * Called with bnad->bna_lock held
1456 */
1457void
1458bnad_dim_timer_start(struct bnad *bnad)
1459{
1460 if (bnad->cfg_flags & BNAD_CF_DIM_ENABLED &&
1461 !test_bit(BNAD_RF_DIM_TIMER_RUNNING, &bnad->run_flags)) {
1462 setup_timer(&bnad->dim_timer, bnad_dim_timeout,
1463 (unsigned long)bnad);
1464 set_bit(BNAD_RF_DIM_TIMER_RUNNING, &bnad->run_flags);
1465 mod_timer(&bnad->dim_timer,
1466 jiffies + msecs_to_jiffies(BNAD_DIM_TIMER_FREQ));
1467 }
1468}
1469
1470/*
1471 * Set up timer for statistics
1472 * Called with mutex_lock(&bnad->conf_mutex) held
1473 */
1474static void
1475bnad_stats_timer_start(struct bnad *bnad)
1476{
1477 unsigned long flags;
1478
1479 spin_lock_irqsave(&bnad->bna_lock, flags);
1480 if (!test_and_set_bit(BNAD_RF_STATS_TIMER_RUNNING, &bnad->run_flags)) {
1481 setup_timer(&bnad->stats_timer, bnad_stats_timeout,
1482 (unsigned long)bnad);
1483 mod_timer(&bnad->stats_timer,
1484 jiffies + msecs_to_jiffies(BNAD_STATS_TIMER_FREQ));
1485 }
1486 spin_unlock_irqrestore(&bnad->bna_lock, flags);
1487
1488}
1489
1490/*
1491 * Stops the stats timer
1492 * Called with mutex_lock(&bnad->conf_mutex) held
1493 */
1494static void
1495bnad_stats_timer_stop(struct bnad *bnad)
1496{
1497 int to_del = 0;
1498 unsigned long flags;
1499
1500 spin_lock_irqsave(&bnad->bna_lock, flags);
1501 if (test_and_clear_bit(BNAD_RF_STATS_TIMER_RUNNING, &bnad->run_flags))
1502 to_del = 1;
1503 spin_unlock_irqrestore(&bnad->bna_lock, flags);
1504 if (to_del)
1505 del_timer_sync(&bnad->stats_timer);
1506}
1507
1508/* Utilities */
1509
1510static void
1511bnad_netdev_mc_list_get(struct net_device *netdev, u8 *mc_list)
1512{
1513 int i = 1; /* Index 0 has broadcast address */
1514 struct netdev_hw_addr *mc_addr;
1515
1516 netdev_for_each_mc_addr(mc_addr, netdev) {
1517 memcpy(&mc_list[i * ETH_ALEN], &mc_addr->addr[0],
1518 ETH_ALEN);
1519 i++;
1520 }
1521}
1522
1523static int
1524bnad_napi_poll_rx(struct napi_struct *napi, int budget)
1525{
1526 struct bnad_rx_ctrl *rx_ctrl =
1527 container_of(napi, struct bnad_rx_ctrl, napi);
1528 struct bna_ccb *ccb;
1529 struct bnad *bnad;
1530 int rcvd = 0;
1531
1532 ccb = rx_ctrl->ccb;
1533
1534 bnad = ccb->bnad;
1535
1536 if (!netif_carrier_ok(bnad->netdev))
1537 goto poll_exit;
1538
1539 rcvd = bnad_poll_cq(bnad, ccb, budget);
1540 if (rcvd == budget)
1541 return rcvd;
1542
1543poll_exit:
1544 napi_complete((napi));
1545
1546 BNAD_UPDATE_CTR(bnad, netif_rx_complete);
1547
1548 bnad_enable_rx_irq(bnad, ccb);
1549 return rcvd;
1550}
1551
1552static int
1553bnad_napi_poll_txrx(struct napi_struct *napi, int budget)
1554{
1555 struct bnad_rx_ctrl *rx_ctrl =
1556 container_of(napi, struct bnad_rx_ctrl, napi);
1557 struct bna_ccb *ccb;
1558 struct bnad *bnad;
1559 int rcvd = 0;
1560 int i, j;
1561
1562 ccb = rx_ctrl->ccb;
1563
1564 bnad = ccb->bnad;
1565
1566 if (!netif_carrier_ok(bnad->netdev))
1567 goto poll_exit;
1568
1569 /* Handle Tx Completions, if any */
1570 for (i = 0; i < bnad->num_tx; i++) {
1571 for (j = 0; j < bnad->num_txq_per_tx; j++)
1572 bnad_tx(bnad, bnad->tx_info[i].tcb[j]);
1573 }
1574
1575 /* Handle Rx Completions */
1576 rcvd = bnad_poll_cq(bnad, ccb, budget);
1577 if (rcvd == budget)
1578 return rcvd;
1579poll_exit:
1580 napi_complete((napi));
1581
1582 BNAD_UPDATE_CTR(bnad, netif_rx_complete);
1583
1584 bnad_enable_txrx_irqs(bnad);
1585 return rcvd;
1586}
1587
1588static void
1589bnad_napi_enable(struct bnad *bnad, u32 rx_id)
1590{
1591 int (*napi_poll) (struct napi_struct *, int);
1592 struct bnad_rx_ctrl *rx_ctrl;
1593 int i;
1594 unsigned long flags;
1595
1596 spin_lock_irqsave(&bnad->bna_lock, flags);
1597 if (bnad->cfg_flags & BNAD_CF_MSIX)
1598 napi_poll = bnad_napi_poll_rx;
1599 else
1600 napi_poll = bnad_napi_poll_txrx;
1601 spin_unlock_irqrestore(&bnad->bna_lock, flags);
1602
1603 /* Initialize & enable NAPI */
1604 for (i = 0; i < bnad->num_rxp_per_rx; i++) {
1605 rx_ctrl = &bnad->rx_info[rx_id].rx_ctrl[i];
1606 netif_napi_add(bnad->netdev, &rx_ctrl->napi,
1607 napi_poll, 64);
1608 napi_enable(&rx_ctrl->napi);
1609 }
1610}
1611
1612static void
1613bnad_napi_disable(struct bnad *bnad, u32 rx_id)
1614{
1615 int i;
1616
1617 /* First disable and then clean up */
1618 for (i = 0; i < bnad->num_rxp_per_rx; i++) {
1619 napi_disable(&bnad->rx_info[rx_id].rx_ctrl[i].napi);
1620 netif_napi_del(&bnad->rx_info[rx_id].rx_ctrl[i].napi);
1621 }
1622}
1623
1624/* Should be held with conf_lock held */
1625void
1626bnad_cleanup_tx(struct bnad *bnad, uint tx_id)
1627{
1628 struct bnad_tx_info *tx_info = &bnad->tx_info[tx_id];
1629 struct bna_res_info *res_info = &bnad->tx_res_info[tx_id].res_info[0];
1630 unsigned long flags;
1631
1632 if (!tx_info->tx)
1633 return;
1634
1635 init_completion(&bnad->bnad_completions.tx_comp);
1636 spin_lock_irqsave(&bnad->bna_lock, flags);
1637 bna_tx_disable(tx_info->tx, BNA_HARD_CLEANUP, bnad_cb_tx_disabled);
1638 spin_unlock_irqrestore(&bnad->bna_lock, flags);
1639 wait_for_completion(&bnad->bnad_completions.tx_comp);
1640
1641 if (tx_info->tcb[0]->intr_type == BNA_INTR_T_MSIX)
1642 bnad_tx_msix_unregister(bnad, tx_info,
1643 bnad->num_txq_per_tx);
1644
1645 spin_lock_irqsave(&bnad->bna_lock, flags);
1646 bna_tx_destroy(tx_info->tx);
1647 spin_unlock_irqrestore(&bnad->bna_lock, flags);
1648
1649 tx_info->tx = NULL;
1650
1651 if (0 == tx_id)
1652 tasklet_kill(&bnad->tx_free_tasklet);
1653
1654 bnad_tx_res_free(bnad, res_info);
1655}
1656
1657/* Should be held with conf_lock held */
1658int
1659bnad_setup_tx(struct bnad *bnad, uint tx_id)
1660{
1661 int err;
1662 struct bnad_tx_info *tx_info = &bnad->tx_info[tx_id];
1663 struct bna_res_info *res_info = &bnad->tx_res_info[tx_id].res_info[0];
1664 struct bna_intr_info *intr_info =
1665 &res_info[BNA_TX_RES_INTR_T_TXCMPL].res_u.intr_info;
1666 struct bna_tx_config *tx_config = &bnad->tx_config[tx_id];
1667 struct bna_tx_event_cbfn tx_cbfn;
1668 struct bna_tx *tx;
1669 unsigned long flags;
1670
1671 /* Initialize the Tx object configuration */
1672 tx_config->num_txq = bnad->num_txq_per_tx;
1673 tx_config->txq_depth = bnad->txq_depth;
1674 tx_config->tx_type = BNA_TX_T_REGULAR;
1675
1676 /* Initialize the tx event handlers */
1677 tx_cbfn.tcb_setup_cbfn = bnad_cb_tcb_setup;
1678 tx_cbfn.tcb_destroy_cbfn = bnad_cb_tcb_destroy;
1679 tx_cbfn.tx_stall_cbfn = bnad_cb_tx_stall;
1680 tx_cbfn.tx_resume_cbfn = bnad_cb_tx_resume;
1681 tx_cbfn.tx_cleanup_cbfn = bnad_cb_tx_cleanup;
1682
1683 /* Get BNA's resource requirement for one tx object */
1684 spin_lock_irqsave(&bnad->bna_lock, flags);
1685 bna_tx_res_req(bnad->num_txq_per_tx,
1686 bnad->txq_depth, res_info);
1687 spin_unlock_irqrestore(&bnad->bna_lock, flags);
1688
1689 /* Fill Unmap Q memory requirements */
1690 BNAD_FILL_UNMAPQ_MEM_REQ(
1691 &res_info[BNA_TX_RES_MEM_T_UNMAPQ],
1692 bnad->num_txq_per_tx,
1693 BNAD_TX_UNMAPQ_DEPTH);
1694
1695 /* Allocate resources */
1696 err = bnad_tx_res_alloc(bnad, res_info, tx_id);
1697 if (err)
1698 return err;
1699
1700 /* Ask BNA to create one Tx object, supplying required resources */
1701 spin_lock_irqsave(&bnad->bna_lock, flags);
1702 tx = bna_tx_create(&bnad->bna, bnad, tx_config, &tx_cbfn, res_info,
1703 tx_info);
1704 spin_unlock_irqrestore(&bnad->bna_lock, flags);
1705 if (!tx)
1706 goto err_return;
1707 tx_info->tx = tx;
1708
1709 /* Register ISR for the Tx object */
1710 if (intr_info->intr_type == BNA_INTR_T_MSIX) {
1711 err = bnad_tx_msix_register(bnad, tx_info,
1712 tx_id, bnad->num_txq_per_tx);
1713 if (err)
1714 goto err_return;
1715 }
1716
1717 spin_lock_irqsave(&bnad->bna_lock, flags);
1718 bna_tx_enable(tx);
1719 spin_unlock_irqrestore(&bnad->bna_lock, flags);
1720
1721 return 0;
1722
1723err_return:
1724 bnad_tx_res_free(bnad, res_info);
1725 return err;
1726}
1727
1728/* Setup the rx config for bna_rx_create */
1729/* bnad decides the configuration */
1730static void
1731bnad_init_rx_config(struct bnad *bnad, struct bna_rx_config *rx_config)
1732{
1733 rx_config->rx_type = BNA_RX_T_REGULAR;
1734 rx_config->num_paths = bnad->num_rxp_per_rx;
1735
1736 if (bnad->num_rxp_per_rx > 1) {
1737 rx_config->rss_status = BNA_STATUS_T_ENABLED;
1738 rx_config->rss_config.hash_type =
1739 (BFI_RSS_T_V4_TCP |
1740 BFI_RSS_T_V6_TCP |
1741 BFI_RSS_T_V4_IP |
1742 BFI_RSS_T_V6_IP);
1743 rx_config->rss_config.hash_mask =
1744 bnad->num_rxp_per_rx - 1;
1745 get_random_bytes(rx_config->rss_config.toeplitz_hash_key,
1746 sizeof(rx_config->rss_config.toeplitz_hash_key));
1747 } else {
1748 rx_config->rss_status = BNA_STATUS_T_DISABLED;
1749 memset(&rx_config->rss_config, 0,
1750 sizeof(rx_config->rss_config));
1751 }
1752 rx_config->rxp_type = BNA_RXP_SLR;
1753 rx_config->q_depth = bnad->rxq_depth;
1754
1755 rx_config->small_buff_size = BFI_SMALL_RXBUF_SIZE;
1756
1757 rx_config->vlan_strip_status = BNA_STATUS_T_ENABLED;
1758}
1759
1760/* Called with mutex_lock(&bnad->conf_mutex) held */
1761void
1762bnad_cleanup_rx(struct bnad *bnad, uint rx_id)
1763{
1764 struct bnad_rx_info *rx_info = &bnad->rx_info[rx_id];
1765 struct bna_rx_config *rx_config = &bnad->rx_config[rx_id];
1766 struct bna_res_info *res_info = &bnad->rx_res_info[rx_id].res_info[0];
1767 unsigned long flags;
1768 int dim_timer_del = 0;
1769
1770 if (!rx_info->rx)
1771 return;
1772
1773 if (0 == rx_id) {
1774 spin_lock_irqsave(&bnad->bna_lock, flags);
1775 dim_timer_del = bnad_dim_timer_running(bnad);
1776 if (dim_timer_del)
1777 clear_bit(BNAD_RF_DIM_TIMER_RUNNING, &bnad->run_flags);
1778 spin_unlock_irqrestore(&bnad->bna_lock, flags);
1779 if (dim_timer_del)
1780 del_timer_sync(&bnad->dim_timer);
1781 }
1782
1783 bnad_napi_disable(bnad, rx_id);
1784
1785 init_completion(&bnad->bnad_completions.rx_comp);
1786 spin_lock_irqsave(&bnad->bna_lock, flags);
1787 bna_rx_disable(rx_info->rx, BNA_HARD_CLEANUP, bnad_cb_rx_disabled);
1788 spin_unlock_irqrestore(&bnad->bna_lock, flags);
1789 wait_for_completion(&bnad->bnad_completions.rx_comp);
1790
1791 if (rx_info->rx_ctrl[0].ccb->intr_type == BNA_INTR_T_MSIX)
1792 bnad_rx_msix_unregister(bnad, rx_info, rx_config->num_paths);
1793
1794 spin_lock_irqsave(&bnad->bna_lock, flags);
1795 bna_rx_destroy(rx_info->rx);
1796 spin_unlock_irqrestore(&bnad->bna_lock, flags);
1797
1798 rx_info->rx = NULL;
1799
1800 bnad_rx_res_free(bnad, res_info);
1801}
1802
1803/* Called with mutex_lock(&bnad->conf_mutex) held */
1804int
1805bnad_setup_rx(struct bnad *bnad, uint rx_id)
1806{
1807 int err;
1808 struct bnad_rx_info *rx_info = &bnad->rx_info[rx_id];
1809 struct bna_res_info *res_info = &bnad->rx_res_info[rx_id].res_info[0];
1810 struct bna_intr_info *intr_info =
1811 &res_info[BNA_RX_RES_T_INTR].res_u.intr_info;
1812 struct bna_rx_config *rx_config = &bnad->rx_config[rx_id];
1813 struct bna_rx_event_cbfn rx_cbfn;
1814 struct bna_rx *rx;
1815 unsigned long flags;
1816
1817 /* Initialize the Rx object configuration */
1818 bnad_init_rx_config(bnad, rx_config);
1819
1820 /* Initialize the Rx event handlers */
1821 rx_cbfn.rcb_setup_cbfn = bnad_cb_rcb_setup;
1822 rx_cbfn.rcb_destroy_cbfn = NULL;
1823 rx_cbfn.ccb_setup_cbfn = bnad_cb_ccb_setup;
1824 rx_cbfn.ccb_destroy_cbfn = bnad_cb_ccb_destroy;
1825 rx_cbfn.rx_cleanup_cbfn = bnad_cb_rx_cleanup;
1826 rx_cbfn.rx_post_cbfn = bnad_cb_rx_post;
1827
1828 /* Get BNA's resource requirement for one Rx object */
1829 spin_lock_irqsave(&bnad->bna_lock, flags);
1830 bna_rx_res_req(rx_config, res_info);
1831 spin_unlock_irqrestore(&bnad->bna_lock, flags);
1832
1833 /* Fill Unmap Q memory requirements */
1834 BNAD_FILL_UNMAPQ_MEM_REQ(
1835 &res_info[BNA_RX_RES_MEM_T_UNMAPQ],
1836 rx_config->num_paths +
1837 ((rx_config->rxp_type == BNA_RXP_SINGLE) ? 0 :
1838 rx_config->num_paths), BNAD_RX_UNMAPQ_DEPTH);
1839
1840 /* Allocate resource */
1841 err = bnad_rx_res_alloc(bnad, res_info, rx_id);
1842 if (err)
1843 return err;
1844
1845 /* Ask BNA to create one Rx object, supplying required resources */
1846 spin_lock_irqsave(&bnad->bna_lock, flags);
1847 rx = bna_rx_create(&bnad->bna, bnad, rx_config, &rx_cbfn, res_info,
1848 rx_info);
1849 spin_unlock_irqrestore(&bnad->bna_lock, flags);
1850 if (!rx)
1851 goto err_return;
1852 rx_info->rx = rx;
1853
1854 /* Register ISR for the Rx object */
1855 if (intr_info->intr_type == BNA_INTR_T_MSIX) {
1856 err = bnad_rx_msix_register(bnad, rx_info, rx_id,
1857 rx_config->num_paths);
1858 if (err)
1859 goto err_return;
1860 }
1861
1862 /* Enable NAPI */
1863 bnad_napi_enable(bnad, rx_id);
1864
1865 spin_lock_irqsave(&bnad->bna_lock, flags);
1866 if (0 == rx_id) {
1867 /* Set up Dynamic Interrupt Moderation Vector */
1868 if (bnad->cfg_flags & BNAD_CF_DIM_ENABLED)
1869 bna_rx_dim_reconfig(&bnad->bna, bna_napi_dim_vector);
1870
1871 /* Enable VLAN filtering only on the default Rx */
1872 bna_rx_vlanfilter_enable(rx);
1873
1874 /* Start the DIM timer */
1875 bnad_dim_timer_start(bnad);
1876 }
1877
1878 bna_rx_enable(rx);
1879 spin_unlock_irqrestore(&bnad->bna_lock, flags);
1880
1881 return 0;
1882
1883err_return:
1884 bnad_cleanup_rx(bnad, rx_id);
1885 return err;
1886}
1887
1888/* Called with conf_lock & bnad->bna_lock held */
1889void
1890bnad_tx_coalescing_timeo_set(struct bnad *bnad)
1891{
1892 struct bnad_tx_info *tx_info;
1893
1894 tx_info = &bnad->tx_info[0];
1895 if (!tx_info->tx)
1896 return;
1897
1898 bna_tx_coalescing_timeo_set(tx_info->tx, bnad->tx_coalescing_timeo);
1899}
1900
1901/* Called with conf_lock & bnad->bna_lock held */
1902void
1903bnad_rx_coalescing_timeo_set(struct bnad *bnad)
1904{
1905 struct bnad_rx_info *rx_info;
1906 int i;
1907
1908 for (i = 0; i < bnad->num_rx; i++) {
1909 rx_info = &bnad->rx_info[i];
1910 if (!rx_info->rx)
1911 continue;
1912 bna_rx_coalescing_timeo_set(rx_info->rx,
1913 bnad->rx_coalescing_timeo);
1914 }
1915}
1916
1917/*
1918 * Called with bnad->bna_lock held
1919 */
1920static int
1921bnad_mac_addr_set_locked(struct bnad *bnad, u8 *mac_addr)
1922{
1923 int ret;
1924
1925 if (!is_valid_ether_addr(mac_addr))
1926 return -EADDRNOTAVAIL;
1927
1928 /* If datapath is down, pretend everything went through */
1929 if (!bnad->rx_info[0].rx)
1930 return 0;
1931
1932 ret = bna_rx_ucast_set(bnad->rx_info[0].rx, mac_addr, NULL);
1933 if (ret != BNA_CB_SUCCESS)
1934 return -EADDRNOTAVAIL;
1935
1936 return 0;
1937}
1938
1939/* Should be called with conf_lock held */
1940static int
1941bnad_enable_default_bcast(struct bnad *bnad)
1942{
1943 struct bnad_rx_info *rx_info = &bnad->rx_info[0];
1944 int ret;
1945 unsigned long flags;
1946
1947 init_completion(&bnad->bnad_completions.mcast_comp);
1948
1949 spin_lock_irqsave(&bnad->bna_lock, flags);
1950 ret = bna_rx_mcast_add(rx_info->rx, (u8 *)bnad_bcast_addr,
1951 bnad_cb_rx_mcast_add);
1952 spin_unlock_irqrestore(&bnad->bna_lock, flags);
1953
1954 if (ret == BNA_CB_SUCCESS)
1955 wait_for_completion(&bnad->bnad_completions.mcast_comp);
1956 else
1957 return -ENODEV;
1958
1959 if (bnad->bnad_completions.mcast_comp_status != BNA_CB_SUCCESS)
1960 return -ENODEV;
1961
1962 return 0;
1963}
1964
1965/* Statistics utilities */
1966void
1967bnad_netdev_qstats_fill(struct bnad *bnad)
1968{
1969 struct net_device_stats *net_stats = &bnad->net_stats;
1970 int i, j;
1971
1972 for (i = 0; i < bnad->num_rx; i++) {
1973 for (j = 0; j < bnad->num_rxp_per_rx; j++) {
1974 if (bnad->rx_info[i].rx_ctrl[j].ccb) {
1975 net_stats->rx_packets += bnad->rx_info[i].
1976 rx_ctrl[j].ccb->rcb[0]->rxq->rx_packets;
1977 net_stats->rx_bytes += bnad->rx_info[i].
1978 rx_ctrl[j].ccb->rcb[0]->rxq->rx_bytes;
1979 if (bnad->rx_info[i].rx_ctrl[j].ccb->rcb[1] &&
1980 bnad->rx_info[i].rx_ctrl[j].ccb->
1981 rcb[1]->rxq) {
1982 net_stats->rx_packets +=
1983 bnad->rx_info[i].rx_ctrl[j].
1984 ccb->rcb[1]->rxq->rx_packets;
1985 net_stats->rx_bytes +=
1986 bnad->rx_info[i].rx_ctrl[j].
1987 ccb->rcb[1]->rxq->rx_bytes;
1988 }
1989 }
1990 }
1991 }
1992 for (i = 0; i < bnad->num_tx; i++) {
1993 for (j = 0; j < bnad->num_txq_per_tx; j++) {
1994 if (bnad->tx_info[i].tcb[j]) {
1995 net_stats->tx_packets +=
1996 bnad->tx_info[i].tcb[j]->txq->tx_packets;
1997 net_stats->tx_bytes +=
1998 bnad->tx_info[i].tcb[j]->txq->tx_bytes;
1999 }
2000 }
2001 }
2002}
2003
2004/*
2005 * Must be called with the bna_lock held.
2006 */
2007void
2008bnad_netdev_hwstats_fill(struct bnad *bnad)
2009{
2010 struct bfi_ll_stats_mac *mac_stats;
2011 struct net_device_stats *net_stats = &bnad->net_stats;
2012 u64 bmap;
2013 int i;
2014
2015 mac_stats = &bnad->stats.bna_stats->hw_stats->mac_stats;
2016 net_stats->rx_errors =
2017 mac_stats->rx_fcs_error + mac_stats->rx_alignment_error +
2018 mac_stats->rx_frame_length_error + mac_stats->rx_code_error +
2019 mac_stats->rx_undersize;
2020 net_stats->tx_errors = mac_stats->tx_fcs_error +
2021 mac_stats->tx_undersize;
2022 net_stats->rx_dropped = mac_stats->rx_drop;
2023 net_stats->tx_dropped = mac_stats->tx_drop;
2024 net_stats->multicast = mac_stats->rx_multicast;
2025 net_stats->collisions = mac_stats->tx_total_collision;
2026
2027 net_stats->rx_length_errors = mac_stats->rx_frame_length_error;
2028
2029 /* receive ring buffer overflow ?? */
2030
2031 net_stats->rx_crc_errors = mac_stats->rx_fcs_error;
2032 net_stats->rx_frame_errors = mac_stats->rx_alignment_error;
2033 /* recv'r fifo overrun */
2034 bmap = (u64)bnad->stats.bna_stats->rxf_bmap[0] |
2035 ((u64)bnad->stats.bna_stats->rxf_bmap[1] << 32);
2036 for (i = 0; bmap && (i < BFI_LL_RXF_ID_MAX); i++) {
2037 if (bmap & 1) {
2038 net_stats->rx_fifo_errors =
2039 bnad->stats.bna_stats->
2040 hw_stats->rxf_stats[i].frame_drops;
2041 break;
2042 }
2043 bmap >>= 1;
2044 }
2045}
2046
2047static void
2048bnad_mbox_irq_sync(struct bnad *bnad)
2049{
2050 u32 irq;
2051 unsigned long flags;
2052
2053 spin_lock_irqsave(&bnad->bna_lock, flags);
2054 if (bnad->cfg_flags & BNAD_CF_MSIX)
2055 irq = bnad->msix_table[bnad->msix_num - 1].vector;
2056 else
2057 irq = bnad->pcidev->irq;
2058 spin_unlock_irqrestore(&bnad->bna_lock, flags);
2059
2060 synchronize_irq(irq);
2061}
2062
2063/* Utility used by bnad_start_xmit, for doing TSO */
2064static int
2065bnad_tso_prepare(struct bnad *bnad, struct sk_buff *skb)
2066{
2067 int err;
2068
2069 /* SKB_GSO_TCPV4 and SKB_GSO_TCPV6 is defined since 2.6.18. */
2070 BUG_ON(!(skb_shinfo(skb)->gso_type == SKB_GSO_TCPV4 ||
2071 skb_shinfo(skb)->gso_type == SKB_GSO_TCPV6));
2072 if (skb_header_cloned(skb)) {
2073 err = pskb_expand_head(skb, 0, 0, GFP_ATOMIC);
2074 if (err) {
2075 BNAD_UPDATE_CTR(bnad, tso_err);
2076 return err;
2077 }
2078 }
2079
2080 /*
2081 * For TSO, the TCP checksum field is seeded with pseudo-header sum
2082 * excluding the length field.
2083 */
2084 if (skb->protocol == htons(ETH_P_IP)) {
2085 struct iphdr *iph = ip_hdr(skb);
2086
2087 /* Do we really need these? */
2088 iph->tot_len = 0;
2089 iph->check = 0;
2090
2091 tcp_hdr(skb)->check =
2092 ~csum_tcpudp_magic(iph->saddr, iph->daddr, 0,
2093 IPPROTO_TCP, 0);
2094 BNAD_UPDATE_CTR(bnad, tso4);
2095 } else {
2096 struct ipv6hdr *ipv6h = ipv6_hdr(skb);
2097
2098 BUG_ON(!(skb->protocol == htons(ETH_P_IPV6)));
2099 ipv6h->payload_len = 0;
2100 tcp_hdr(skb)->check =
2101 ~csum_ipv6_magic(&ipv6h->saddr, &ipv6h->daddr, 0,
2102 IPPROTO_TCP, 0);
2103 BNAD_UPDATE_CTR(bnad, tso6);
2104 }
2105
2106 return 0;
2107}
2108
2109/*
2110 * Initialize Q numbers depending on Rx Paths
2111 * Called with bnad->bna_lock held, because of cfg_flags
2112 * access.
2113 */
2114static void
2115bnad_q_num_init(struct bnad *bnad)
2116{
2117 int rxps;
2118
2119 rxps = min((uint)num_online_cpus(),
2120 (uint)(BNAD_MAX_RXS * BNAD_MAX_RXPS_PER_RX));
2121
2122 if (!(bnad->cfg_flags & BNAD_CF_MSIX))
2123 rxps = 1; /* INTx */
2124
2125 bnad->num_rx = 1;
2126 bnad->num_tx = 1;
2127 bnad->num_rxp_per_rx = rxps;
2128 bnad->num_txq_per_tx = BNAD_TXQ_NUM;
2129}
2130
2131/*
2132 * Adjusts the Q numbers, given a number of msix vectors
2133 * Give preference to RSS as opposed to Tx priority Queues,
2134 * in such a case, just use 1 Tx Q
2135 * Called with bnad->bna_lock held b'cos of cfg_flags access
2136 */
2137static void
2138bnad_q_num_adjust(struct bnad *bnad, int msix_vectors)
2139{
2140 bnad->num_txq_per_tx = 1;
2141 if ((msix_vectors >= (bnad->num_tx * bnad->num_txq_per_tx) +
2142 bnad_rxqs_per_cq + BNAD_MAILBOX_MSIX_VECTORS) &&
2143 (bnad->cfg_flags & BNAD_CF_MSIX)) {
2144 bnad->num_rxp_per_rx = msix_vectors -
2145 (bnad->num_tx * bnad->num_txq_per_tx) -
2146 BNAD_MAILBOX_MSIX_VECTORS;
2147 } else
2148 bnad->num_rxp_per_rx = 1;
2149}
2150
2151static void
2152bnad_set_netdev_perm_addr(struct bnad *bnad)
2153{
2154 struct net_device *netdev = bnad->netdev;
2155
2156 memcpy(netdev->perm_addr, &bnad->perm_addr, netdev->addr_len);
2157 if (is_zero_ether_addr(netdev->dev_addr))
2158 memcpy(netdev->dev_addr, &bnad->perm_addr, netdev->addr_len);
2159}
2160
2161/* Enable / disable device */
2162static void
2163bnad_device_disable(struct bnad *bnad)
2164{
2165 unsigned long flags;
2166
2167 init_completion(&bnad->bnad_completions.ioc_comp);
2168
2169 spin_lock_irqsave(&bnad->bna_lock, flags);
2170 bna_device_disable(&bnad->bna.device, BNA_HARD_CLEANUP);
2171 spin_unlock_irqrestore(&bnad->bna_lock, flags);
2172
2173 wait_for_completion(&bnad->bnad_completions.ioc_comp);
2174
2175}
2176
2177static int
2178bnad_device_enable(struct bnad *bnad)
2179{
2180 int err = 0;
2181 unsigned long flags;
2182
2183 init_completion(&bnad->bnad_completions.ioc_comp);
2184
2185 spin_lock_irqsave(&bnad->bna_lock, flags);
2186 bna_device_enable(&bnad->bna.device);
2187 spin_unlock_irqrestore(&bnad->bna_lock, flags);
2188
2189 wait_for_completion(&bnad->bnad_completions.ioc_comp);
2190
2191 if (bnad->bnad_completions.ioc_comp_status)
2192 err = bnad->bnad_completions.ioc_comp_status;
2193
2194 return err;
2195}
2196
2197/* Free BNA resources */
2198static void
2199bnad_res_free(struct bnad *bnad)
2200{
2201 int i;
2202 struct bna_res_info *res_info = &bnad->res_info[0];
2203
2204 for (i = 0; i < BNA_RES_T_MAX; i++) {
2205 if (res_info[i].res_type == BNA_RES_T_MEM)
2206 bnad_mem_free(bnad, &res_info[i].res_u.mem_info);
2207 else
2208 bnad_mbox_irq_free(bnad, &res_info[i].res_u.intr_info);
2209 }
2210}
2211
2212/* Allocates memory and interrupt resources for BNA */
2213static int
2214bnad_res_alloc(struct bnad *bnad)
2215{
2216 int i, err;
2217 struct bna_res_info *res_info = &bnad->res_info[0];
2218
2219 for (i = 0; i < BNA_RES_T_MAX; i++) {
2220 if (res_info[i].res_type == BNA_RES_T_MEM)
2221 err = bnad_mem_alloc(bnad, &res_info[i].res_u.mem_info);
2222 else
2223 err = bnad_mbox_irq_alloc(bnad,
2224 &res_info[i].res_u.intr_info);
2225 if (err)
2226 goto err_return;
2227 }
2228 return 0;
2229
2230err_return:
2231 bnad_res_free(bnad);
2232 return err;
2233}
2234
2235/* Interrupt enable / disable */
2236static void
2237bnad_enable_msix(struct bnad *bnad)
2238{
2239 int i, ret;
2240 u32 tot_msix_num;
2241 unsigned long flags;
2242
2243 spin_lock_irqsave(&bnad->bna_lock, flags);
2244 if (!(bnad->cfg_flags & BNAD_CF_MSIX)) {
2245 spin_unlock_irqrestore(&bnad->bna_lock, flags);
2246 return;
2247 }
2248 spin_unlock_irqrestore(&bnad->bna_lock, flags);
2249
2250 if (bnad->msix_table)
2251 return;
2252
2253 tot_msix_num = bnad->msix_num + bnad->msix_diag_num;
2254
2255 bnad->msix_table =
2256 kcalloc(tot_msix_num, sizeof(struct msix_entry), GFP_KERNEL);
2257
2258 if (!bnad->msix_table)
2259 goto intx_mode;
2260
2261 for (i = 0; i < tot_msix_num; i++)
2262 bnad->msix_table[i].entry = i;
2263
2264 ret = pci_enable_msix(bnad->pcidev, bnad->msix_table, tot_msix_num);
2265 if (ret > 0) {
2266 /* Not enough MSI-X vectors. */
2267
2268 spin_lock_irqsave(&bnad->bna_lock, flags);
2269 /* ret = #of vectors that we got */
2270 bnad_q_num_adjust(bnad, ret);
2271 spin_unlock_irqrestore(&bnad->bna_lock, flags);
2272
2273 bnad->msix_num = (bnad->num_tx * bnad->num_txq_per_tx)
2274 + (bnad->num_rx
2275 * bnad->num_rxp_per_rx) +
2276 BNAD_MAILBOX_MSIX_VECTORS;
2277 tot_msix_num = bnad->msix_num + bnad->msix_diag_num;
2278
2279 /* Try once more with adjusted numbers */
2280 /* If this fails, fall back to INTx */
2281 ret = pci_enable_msix(bnad->pcidev, bnad->msix_table,
2282 tot_msix_num);
2283 if (ret)
2284 goto intx_mode;
2285
2286 } else if (ret < 0)
2287 goto intx_mode;
2288 return;
2289
2290intx_mode:
2291
2292 kfree(bnad->msix_table);
2293 bnad->msix_table = NULL;
2294 bnad->msix_num = 0;
2295 bnad->msix_diag_num = 0;
2296 spin_lock_irqsave(&bnad->bna_lock, flags);
2297 bnad->cfg_flags &= ~BNAD_CF_MSIX;
2298 bnad_q_num_init(bnad);
2299 spin_unlock_irqrestore(&bnad->bna_lock, flags);
2300}
2301
2302static void
2303bnad_disable_msix(struct bnad *bnad)
2304{
2305 u32 cfg_flags;
2306 unsigned long flags;
2307
2308 spin_lock_irqsave(&bnad->bna_lock, flags);
2309 cfg_flags = bnad->cfg_flags;
2310 if (bnad->cfg_flags & BNAD_CF_MSIX)
2311 bnad->cfg_flags &= ~BNAD_CF_MSIX;
2312 spin_unlock_irqrestore(&bnad->bna_lock, flags);
2313
2314 if (cfg_flags & BNAD_CF_MSIX) {
2315 pci_disable_msix(bnad->pcidev);
2316 kfree(bnad->msix_table);
2317 bnad->msix_table = NULL;
2318 }
2319}
2320
2321/* Netdev entry points */
2322static int
2323bnad_open(struct net_device *netdev)
2324{
2325 int err;
2326 struct bnad *bnad = netdev_priv(netdev);
2327 struct bna_pause_config pause_config;
2328 int mtu;
2329 unsigned long flags;
2330
2331 mutex_lock(&bnad->conf_mutex);
2332
2333 /* Tx */
2334 err = bnad_setup_tx(bnad, 0);
2335 if (err)
2336 goto err_return;
2337
2338 /* Rx */
2339 err = bnad_setup_rx(bnad, 0);
2340 if (err)
2341 goto cleanup_tx;
2342
2343 /* Port */
2344 pause_config.tx_pause = 0;
2345 pause_config.rx_pause = 0;
2346
2347 mtu = ETH_HLEN + bnad->netdev->mtu + ETH_FCS_LEN;
2348
2349 spin_lock_irqsave(&bnad->bna_lock, flags);
2350 bna_port_mtu_set(&bnad->bna.port, mtu, NULL);
2351 bna_port_pause_config(&bnad->bna.port, &pause_config, NULL);
2352 bna_port_enable(&bnad->bna.port);
2353 spin_unlock_irqrestore(&bnad->bna_lock, flags);
2354
2355 /* Enable broadcast */
2356 bnad_enable_default_bcast(bnad);
2357
2358 /* Set the UCAST address */
2359 spin_lock_irqsave(&bnad->bna_lock, flags);
2360 bnad_mac_addr_set_locked(bnad, netdev->dev_addr);
2361 spin_unlock_irqrestore(&bnad->bna_lock, flags);
2362
2363 /* Start the stats timer */
2364 bnad_stats_timer_start(bnad);
2365
2366 mutex_unlock(&bnad->conf_mutex);
2367
2368 return 0;
2369
2370cleanup_tx:
2371 bnad_cleanup_tx(bnad, 0);
2372
2373err_return:
2374 mutex_unlock(&bnad->conf_mutex);
2375 return err;
2376}
2377
2378static int
2379bnad_stop(struct net_device *netdev)
2380{
2381 struct bnad *bnad = netdev_priv(netdev);
2382 unsigned long flags;
2383
2384 mutex_lock(&bnad->conf_mutex);
2385
2386 /* Stop the stats timer */
2387 bnad_stats_timer_stop(bnad);
2388
2389 init_completion(&bnad->bnad_completions.port_comp);
2390
2391 spin_lock_irqsave(&bnad->bna_lock, flags);
2392 bna_port_disable(&bnad->bna.port, BNA_HARD_CLEANUP,
2393 bnad_cb_port_disabled);
2394 spin_unlock_irqrestore(&bnad->bna_lock, flags);
2395
2396 wait_for_completion(&bnad->bnad_completions.port_comp);
2397
2398 bnad_cleanup_tx(bnad, 0);
2399 bnad_cleanup_rx(bnad, 0);
2400
2401 /* Synchronize mailbox IRQ */
2402 bnad_mbox_irq_sync(bnad);
2403
2404 mutex_unlock(&bnad->conf_mutex);
2405
2406 return 0;
2407}
2408
2409/* TX */
2410/*
2411 * bnad_start_xmit : Netdev entry point for Transmit
2412 * Called under lock held by net_device
2413 */
2414static netdev_tx_t
2415bnad_start_xmit(struct sk_buff *skb, struct net_device *netdev)
2416{
2417 struct bnad *bnad = netdev_priv(netdev);
2418
2419 u16 txq_prod, vlan_tag = 0;
2420 u32 unmap_prod, wis, wis_used, wi_range;
2421 u32 vectors, vect_id, i, acked;
2422 u32 tx_id;
2423 int err;
2424
2425 struct bnad_tx_info *tx_info;
2426 struct bna_tcb *tcb;
2427 struct bnad_unmap_q *unmap_q;
2428 dma_addr_t dma_addr;
2429 struct bna_txq_entry *txqent;
2430 bna_txq_wi_ctrl_flag_t flags;
2431
2432 if (unlikely
2433 (skb->len <= ETH_HLEN || skb->len > BFI_TX_MAX_DATA_PER_PKT)) {
2434 dev_kfree_skb(skb);
2435 return NETDEV_TX_OK;
2436 }
2437
2438 /*
2439 * Takes care of the Tx that is scheduled between clearing the flag
2440 * and the netif_stop_queue() call.
2441 */
2442 if (unlikely(!test_bit(BNAD_RF_TX_STARTED, &bnad->run_flags))) {
2443 dev_kfree_skb(skb);
2444 return NETDEV_TX_OK;
2445 }
2446
2447 tx_id = 0;
2448
2449 tx_info = &bnad->tx_info[tx_id];
2450 tcb = tx_info->tcb[tx_id];
2451 unmap_q = tcb->unmap_q;
2452
2453 vectors = 1 + skb_shinfo(skb)->nr_frags;
2454 if (vectors > BFI_TX_MAX_VECTORS_PER_PKT) {
2455 dev_kfree_skb(skb);
2456 return NETDEV_TX_OK;
2457 }
2458 wis = BNA_TXQ_WI_NEEDED(vectors); /* 4 vectors per work item */
2459 acked = 0;
2460 if (unlikely
2461 (wis > BNA_QE_FREE_CNT(tcb, tcb->q_depth) ||
2462 vectors > BNA_QE_FREE_CNT(unmap_q, unmap_q->q_depth))) {
2463 if ((u16) (*tcb->hw_consumer_index) !=
2464 tcb->consumer_index &&
2465 !test_and_set_bit(BNAD_TXQ_FREE_SENT, &tcb->flags)) {
2466 acked = bnad_free_txbufs(bnad, tcb);
2467 bna_ib_ack(tcb->i_dbell, acked);
2468 smp_mb__before_clear_bit();
2469 clear_bit(BNAD_TXQ_FREE_SENT, &tcb->flags);
2470 } else {
2471 netif_stop_queue(netdev);
2472 BNAD_UPDATE_CTR(bnad, netif_queue_stop);
2473 }
2474
2475 smp_mb();
2476 /*
2477 * Check again to deal with race condition between
2478 * netif_stop_queue here, and netif_wake_queue in
2479 * interrupt handler which is not inside netif tx lock.
2480 */
2481 if (likely
2482 (wis > BNA_QE_FREE_CNT(tcb, tcb->q_depth) ||
2483 vectors > BNA_QE_FREE_CNT(unmap_q, unmap_q->q_depth))) {
2484 BNAD_UPDATE_CTR(bnad, netif_queue_stop);
2485 return NETDEV_TX_BUSY;
2486 } else {
2487 netif_wake_queue(netdev);
2488 BNAD_UPDATE_CTR(bnad, netif_queue_wakeup);
2489 }
2490 }
2491
2492 unmap_prod = unmap_q->producer_index;
2493 wis_used = 1;
2494 vect_id = 0;
2495 flags = 0;
2496
2497 txq_prod = tcb->producer_index;
2498 BNA_TXQ_QPGE_PTR_GET(txq_prod, tcb->sw_qpt, txqent, wi_range);
2499 BUG_ON(!(wi_range <= tcb->q_depth));
2500 txqent->hdr.wi.reserved = 0;
2501 txqent->hdr.wi.num_vectors = vectors;
2502 txqent->hdr.wi.opcode =
2503 htons((skb_is_gso(skb) ? BNA_TXQ_WI_SEND_LSO :
2504 BNA_TXQ_WI_SEND));
2505
2506 if (bnad->vlan_grp && vlan_tx_tag_present(skb)) {
2507 vlan_tag = (u16) vlan_tx_tag_get(skb);
2508 flags |= (BNA_TXQ_WI_CF_INS_PRIO | BNA_TXQ_WI_CF_INS_VLAN);
2509 }
2510 if (test_bit(BNAD_RF_CEE_RUNNING, &bnad->run_flags)) {
2511 vlan_tag =
2512 (tcb->priority & 0x7) << 13 | (vlan_tag & 0x1fff);
2513 flags |= (BNA_TXQ_WI_CF_INS_PRIO | BNA_TXQ_WI_CF_INS_VLAN);
2514 }
2515
2516 txqent->hdr.wi.vlan_tag = htons(vlan_tag);
2517
2518 if (skb_is_gso(skb)) {
2519 err = bnad_tso_prepare(bnad, skb);
2520 if (err) {
2521 dev_kfree_skb(skb);
2522 return NETDEV_TX_OK;
2523 }
2524 txqent->hdr.wi.lso_mss = htons(skb_is_gso(skb));
2525 flags |= (BNA_TXQ_WI_CF_IP_CKSUM | BNA_TXQ_WI_CF_TCP_CKSUM);
2526 txqent->hdr.wi.l4_hdr_size_n_offset =
2527 htons(BNA_TXQ_WI_L4_HDR_N_OFFSET
2528 (tcp_hdrlen(skb) >> 2,
2529 skb_transport_offset(skb)));
2530 } else if (skb->ip_summed == CHECKSUM_PARTIAL) {
2531 u8 proto = 0;
2532
2533 txqent->hdr.wi.lso_mss = 0;
2534
2535 if (skb->protocol == htons(ETH_P_IP))
2536 proto = ip_hdr(skb)->protocol;
2537 else if (skb->protocol == htons(ETH_P_IPV6)) {
2538 /* nexthdr may not be TCP immediately. */
2539 proto = ipv6_hdr(skb)->nexthdr;
2540 }
2541 if (proto == IPPROTO_TCP) {
2542 flags |= BNA_TXQ_WI_CF_TCP_CKSUM;
2543 txqent->hdr.wi.l4_hdr_size_n_offset =
2544 htons(BNA_TXQ_WI_L4_HDR_N_OFFSET
2545 (0, skb_transport_offset(skb)));
2546
2547 BNAD_UPDATE_CTR(bnad, tcpcsum_offload);
2548
2549 BUG_ON(!(skb_headlen(skb) >=
2550 skb_transport_offset(skb) + tcp_hdrlen(skb)));
2551
2552 } else if (proto == IPPROTO_UDP) {
2553 flags |= BNA_TXQ_WI_CF_UDP_CKSUM;
2554 txqent->hdr.wi.l4_hdr_size_n_offset =
2555 htons(BNA_TXQ_WI_L4_HDR_N_OFFSET
2556 (0, skb_transport_offset(skb)));
2557
2558 BNAD_UPDATE_CTR(bnad, udpcsum_offload);
2559
2560 BUG_ON(!(skb_headlen(skb) >=
2561 skb_transport_offset(skb) +
2562 sizeof(struct udphdr)));
2563 } else {
2564 err = skb_checksum_help(skb);
2565 BNAD_UPDATE_CTR(bnad, csum_help);
2566 if (err) {
2567 dev_kfree_skb(skb);
2568 BNAD_UPDATE_CTR(bnad, csum_help_err);
2569 return NETDEV_TX_OK;
2570 }
2571 }
2572 } else {
2573 txqent->hdr.wi.lso_mss = 0;
2574 txqent->hdr.wi.l4_hdr_size_n_offset = 0;
2575 }
2576
2577 txqent->hdr.wi.flags = htons(flags);
2578
2579 txqent->hdr.wi.frame_length = htonl(skb->len);
2580
2581 unmap_q->unmap_array[unmap_prod].skb = skb;
2582 BUG_ON(!(skb_headlen(skb) <= BFI_TX_MAX_DATA_PER_VECTOR));
2583 txqent->vector[vect_id].length = htons(skb_headlen(skb));
2584 dma_addr = pci_map_single(bnad->pcidev, skb->data, skb_headlen(skb),
2585 PCI_DMA_TODEVICE);
2586 pci_unmap_addr_set(&unmap_q->unmap_array[unmap_prod], dma_addr,
2587 dma_addr);
2588
2589 BNA_SET_DMA_ADDR(dma_addr, &txqent->vector[vect_id].host_addr);
2590 BNA_QE_INDX_ADD(unmap_prod, 1, unmap_q->q_depth);
2591
2592 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
2593 struct skb_frag_struct *frag = &skb_shinfo(skb)->frags[i];
2594 u32 size = frag->size;
2595
2596 if (++vect_id == BFI_TX_MAX_VECTORS_PER_WI) {
2597 vect_id = 0;
2598 if (--wi_range)
2599 txqent++;
2600 else {
2601 BNA_QE_INDX_ADD(txq_prod, wis_used,
2602 tcb->q_depth);
2603 wis_used = 0;
2604 BNA_TXQ_QPGE_PTR_GET(txq_prod, tcb->sw_qpt,
2605 txqent, wi_range);
2606 BUG_ON(!(wi_range <= tcb->q_depth));
2607 }
2608 wis_used++;
2609 txqent->hdr.wi_ext.opcode = htons(BNA_TXQ_WI_EXTENSION);
2610 }
2611
2612 BUG_ON(!(size <= BFI_TX_MAX_DATA_PER_VECTOR));
2613 txqent->vector[vect_id].length = htons(size);
2614 dma_addr =
2615 pci_map_page(bnad->pcidev, frag->page,
2616 frag->page_offset, size,
2617 PCI_DMA_TODEVICE);
2618 pci_unmap_addr_set(&unmap_q->unmap_array[unmap_prod], dma_addr,
2619 dma_addr);
2620 BNA_SET_DMA_ADDR(dma_addr, &txqent->vector[vect_id].host_addr);
2621 BNA_QE_INDX_ADD(unmap_prod, 1, unmap_q->q_depth);
2622 }
2623
2624 unmap_q->producer_index = unmap_prod;
2625 BNA_QE_INDX_ADD(txq_prod, wis_used, tcb->q_depth);
2626 tcb->producer_index = txq_prod;
2627
2628 smp_mb();
2629 bna_txq_prod_indx_doorbell(tcb);
2630
2631 if ((u16) (*tcb->hw_consumer_index) != tcb->consumer_index)
2632 tasklet_schedule(&bnad->tx_free_tasklet);
2633
2634 return NETDEV_TX_OK;
2635}
2636
2637/*
2638 * Used spin_lock to synchronize reading of stats structures, which
2639 * is written by BNA under the same lock.
2640 */
2641static struct net_device_stats *
2642bnad_get_netdev_stats(struct net_device *netdev)
2643{
2644 struct bnad *bnad = netdev_priv(netdev);
2645 unsigned long flags;
2646
2647 spin_lock_irqsave(&bnad->bna_lock, flags);
2648
2649 memset(&bnad->net_stats, 0, sizeof(struct net_device_stats));
2650
2651 bnad_netdev_qstats_fill(bnad);
2652 bnad_netdev_hwstats_fill(bnad);
2653
2654 spin_unlock_irqrestore(&bnad->bna_lock, flags);
2655
2656 return &bnad->net_stats;
2657}
2658
2659static void
2660bnad_set_rx_mode(struct net_device *netdev)
2661{
2662 struct bnad *bnad = netdev_priv(netdev);
2663 u32 new_mask, valid_mask;
2664 unsigned long flags;
2665
2666 spin_lock_irqsave(&bnad->bna_lock, flags);
2667
2668 new_mask = valid_mask = 0;
2669
2670 if (netdev->flags & IFF_PROMISC) {
2671 if (!(bnad->cfg_flags & BNAD_CF_PROMISC)) {
2672 new_mask = BNAD_RXMODE_PROMISC_DEFAULT;
2673 valid_mask = BNAD_RXMODE_PROMISC_DEFAULT;
2674 bnad->cfg_flags |= BNAD_CF_PROMISC;
2675 }
2676 } else {
2677 if (bnad->cfg_flags & BNAD_CF_PROMISC) {
2678 new_mask = ~BNAD_RXMODE_PROMISC_DEFAULT;
2679 valid_mask = BNAD_RXMODE_PROMISC_DEFAULT;
2680 bnad->cfg_flags &= ~BNAD_CF_PROMISC;
2681 }
2682 }
2683
2684 if (netdev->flags & IFF_ALLMULTI) {
2685 if (!(bnad->cfg_flags & BNAD_CF_ALLMULTI)) {
2686 new_mask |= BNA_RXMODE_ALLMULTI;
2687 valid_mask |= BNA_RXMODE_ALLMULTI;
2688 bnad->cfg_flags |= BNAD_CF_ALLMULTI;
2689 }
2690 } else {
2691 if (bnad->cfg_flags & BNAD_CF_ALLMULTI) {
2692 new_mask &= ~BNA_RXMODE_ALLMULTI;
2693 valid_mask |= BNA_RXMODE_ALLMULTI;
2694 bnad->cfg_flags &= ~BNAD_CF_ALLMULTI;
2695 }
2696 }
2697
2698 bna_rx_mode_set(bnad->rx_info[0].rx, new_mask, valid_mask, NULL);
2699
2700 if (!netdev_mc_empty(netdev)) {
2701 u8 *mcaddr_list;
2702 int mc_count = netdev_mc_count(netdev);
2703
2704 /* Index 0 holds the broadcast address */
2705 mcaddr_list =
2706 kzalloc((mc_count + 1) * ETH_ALEN,
2707 GFP_ATOMIC);
2708 if (!mcaddr_list)
2709 return;
2710
2711 memcpy(&mcaddr_list[0], &bnad_bcast_addr[0], ETH_ALEN);
2712
2713 /* Copy rest of the MC addresses */
2714 bnad_netdev_mc_list_get(netdev, mcaddr_list);
2715
2716 bna_rx_mcast_listset(bnad->rx_info[0].rx, mc_count + 1,
2717 mcaddr_list, NULL);
2718
2719 /* Should we enable BNAD_CF_ALLMULTI for err != 0 ? */
2720 kfree(mcaddr_list);
2721 }
2722 spin_unlock_irqrestore(&bnad->bna_lock, flags);
2723}
2724
2725/*
2726 * bna_lock is used to sync writes to netdev->addr
2727 * conf_lock cannot be used since this call may be made
2728 * in a non-blocking context.
2729 */
2730static int
2731bnad_set_mac_address(struct net_device *netdev, void *mac_addr)
2732{
2733 int err;
2734 struct bnad *bnad = netdev_priv(netdev);
2735 struct sockaddr *sa = (struct sockaddr *)mac_addr;
2736 unsigned long flags;
2737
2738 spin_lock_irqsave(&bnad->bna_lock, flags);
2739
2740 err = bnad_mac_addr_set_locked(bnad, sa->sa_data);
2741
2742 if (!err)
2743 memcpy(netdev->dev_addr, sa->sa_data, netdev->addr_len);
2744
2745 spin_unlock_irqrestore(&bnad->bna_lock, flags);
2746
2747 return err;
2748}
2749
2750static int
2751bnad_change_mtu(struct net_device *netdev, int new_mtu)
2752{
2753 int mtu, err = 0;
2754 unsigned long flags;
2755
2756 struct bnad *bnad = netdev_priv(netdev);
2757
2758 if (new_mtu + ETH_HLEN < ETH_ZLEN || new_mtu > BNAD_JUMBO_MTU)
2759 return -EINVAL;
2760
2761 mutex_lock(&bnad->conf_mutex);
2762
2763 netdev->mtu = new_mtu;
2764
2765 mtu = ETH_HLEN + new_mtu + ETH_FCS_LEN;
2766
2767 spin_lock_irqsave(&bnad->bna_lock, flags);
2768 bna_port_mtu_set(&bnad->bna.port, mtu, NULL);
2769 spin_unlock_irqrestore(&bnad->bna_lock, flags);
2770
2771 mutex_unlock(&bnad->conf_mutex);
2772 return err;
2773}
2774
2775static void
2776bnad_vlan_rx_register(struct net_device *netdev,
2777 struct vlan_group *vlan_grp)
2778{
2779 struct bnad *bnad = netdev_priv(netdev);
2780
2781 mutex_lock(&bnad->conf_mutex);
2782 bnad->vlan_grp = vlan_grp;
2783 mutex_unlock(&bnad->conf_mutex);
2784}
2785
2786static void
2787bnad_vlan_rx_add_vid(struct net_device *netdev,
2788 unsigned short vid)
2789{
2790 struct bnad *bnad = netdev_priv(netdev);
2791 unsigned long flags;
2792
2793 if (!bnad->rx_info[0].rx)
2794 return;
2795
2796 mutex_lock(&bnad->conf_mutex);
2797
2798 spin_lock_irqsave(&bnad->bna_lock, flags);
2799 bna_rx_vlan_add(bnad->rx_info[0].rx, vid);
2800 spin_unlock_irqrestore(&bnad->bna_lock, flags);
2801
2802 mutex_unlock(&bnad->conf_mutex);
2803}
2804
2805static void
2806bnad_vlan_rx_kill_vid(struct net_device *netdev,
2807 unsigned short vid)
2808{
2809 struct bnad *bnad = netdev_priv(netdev);
2810 unsigned long flags;
2811
2812 if (!bnad->rx_info[0].rx)
2813 return;
2814
2815 mutex_lock(&bnad->conf_mutex);
2816
2817 spin_lock_irqsave(&bnad->bna_lock, flags);
2818 bna_rx_vlan_del(bnad->rx_info[0].rx, vid);
2819 spin_unlock_irqrestore(&bnad->bna_lock, flags);
2820
2821 mutex_unlock(&bnad->conf_mutex);
2822}
2823
2824#ifdef CONFIG_NET_POLL_CONTROLLER
2825static void
2826bnad_netpoll(struct net_device *netdev)
2827{
2828 struct bnad *bnad = netdev_priv(netdev);
2829 struct bnad_rx_info *rx_info;
2830 struct bnad_rx_ctrl *rx_ctrl;
2831 u32 curr_mask;
2832 int i, j;
2833
2834 if (!(bnad->cfg_flags & BNAD_CF_MSIX)) {
2835 bna_intx_disable(&bnad->bna, curr_mask);
2836 bnad_isr(bnad->pcidev->irq, netdev);
2837 bna_intx_enable(&bnad->bna, curr_mask);
2838 } else {
2839 for (i = 0; i < bnad->num_rx; i++) {
2840 rx_info = &bnad->rx_info[i];
2841 if (!rx_info->rx)
2842 continue;
2843 for (j = 0; j < bnad->num_rxp_per_rx; j++) {
2844 rx_ctrl = &rx_info->rx_ctrl[j];
2845 if (rx_ctrl->ccb) {
2846 bnad_disable_rx_irq(bnad,
2847 rx_ctrl->ccb);
2848 bnad_netif_rx_schedule_poll(bnad,
2849 rx_ctrl->ccb);
2850 }
2851 }
2852 }
2853 }
2854}
2855#endif
2856
2857static const struct net_device_ops bnad_netdev_ops = {
2858 .ndo_open = bnad_open,
2859 .ndo_stop = bnad_stop,
2860 .ndo_start_xmit = bnad_start_xmit,
2861 .ndo_get_stats = bnad_get_netdev_stats,
2862 .ndo_set_rx_mode = bnad_set_rx_mode,
2863 .ndo_set_multicast_list = bnad_set_rx_mode,
2864 .ndo_validate_addr = eth_validate_addr,
2865 .ndo_set_mac_address = bnad_set_mac_address,
2866 .ndo_change_mtu = bnad_change_mtu,
2867 .ndo_vlan_rx_register = bnad_vlan_rx_register,
2868 .ndo_vlan_rx_add_vid = bnad_vlan_rx_add_vid,
2869 .ndo_vlan_rx_kill_vid = bnad_vlan_rx_kill_vid,
2870#ifdef CONFIG_NET_POLL_CONTROLLER
2871 .ndo_poll_controller = bnad_netpoll
2872#endif
2873};
2874
2875static void
2876bnad_netdev_init(struct bnad *bnad, bool using_dac)
2877{
2878 struct net_device *netdev = bnad->netdev;
2879
2880 netdev->features |= NETIF_F_IPV6_CSUM;
2881 netdev->features |= NETIF_F_TSO;
2882 netdev->features |= NETIF_F_TSO6;
2883
2884 netdev->features |= NETIF_F_GRO;
2885 pr_warn("bna: GRO enabled, using kernel stack GRO\n");
2886
2887 netdev->features |= NETIF_F_SG | NETIF_F_IP_CSUM;
2888
2889 if (using_dac)
2890 netdev->features |= NETIF_F_HIGHDMA;
2891
2892 netdev->features |=
2893 NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX |
2894 NETIF_F_HW_VLAN_FILTER;
2895
2896 netdev->vlan_features = netdev->features;
2897 netdev->mem_start = bnad->mmio_start;
2898 netdev->mem_end = bnad->mmio_start + bnad->mmio_len - 1;
2899
2900 netdev->netdev_ops = &bnad_netdev_ops;
2901 bnad_set_ethtool_ops(netdev);
2902}
2903
2904/*
2905 * 1. Initialize the bnad structure
2906 * 2. Setup netdev pointer in pci_dev
2907 * 3. Initialze Tx free tasklet
2908 * 4. Initialize no. of TxQ & CQs & MSIX vectors
2909 */
2910static int
2911bnad_init(struct bnad *bnad,
2912 struct pci_dev *pdev, struct net_device *netdev)
2913{
2914 unsigned long flags;
2915
2916 SET_NETDEV_DEV(netdev, &pdev->dev);
2917 pci_set_drvdata(pdev, netdev);
2918
2919 bnad->netdev = netdev;
2920 bnad->pcidev = pdev;
2921 bnad->mmio_start = pci_resource_start(pdev, 0);
2922 bnad->mmio_len = pci_resource_len(pdev, 0);
2923 bnad->bar0 = ioremap_nocache(bnad->mmio_start, bnad->mmio_len);
2924 if (!bnad->bar0) {
2925 dev_err(&pdev->dev, "ioremap for bar0 failed\n");
2926 pci_set_drvdata(pdev, NULL);
2927 return -ENOMEM;
2928 }
2929 pr_info("bar0 mapped to %p, len %llu\n", bnad->bar0,
2930 (unsigned long long) bnad->mmio_len);
2931
2932 spin_lock_irqsave(&bnad->bna_lock, flags);
2933 if (!bnad_msix_disable)
2934 bnad->cfg_flags = BNAD_CF_MSIX;
2935
2936 bnad->cfg_flags |= BNAD_CF_DIM_ENABLED;
2937
2938 bnad_q_num_init(bnad);
2939 spin_unlock_irqrestore(&bnad->bna_lock, flags);
2940
2941 bnad->msix_num = (bnad->num_tx * bnad->num_txq_per_tx) +
2942 (bnad->num_rx * bnad->num_rxp_per_rx) +
2943 BNAD_MAILBOX_MSIX_VECTORS;
2944 bnad->msix_diag_num = 2; /* 1 for Tx, 1 for Rx */
2945
2946 bnad->txq_depth = BNAD_TXQ_DEPTH;
2947 bnad->rxq_depth = BNAD_RXQ_DEPTH;
2948 bnad->rx_csum = true;
2949
2950 bnad->tx_coalescing_timeo = BFI_TX_COALESCING_TIMEO;
2951 bnad->rx_coalescing_timeo = BFI_RX_COALESCING_TIMEO;
2952
2953 tasklet_init(&bnad->tx_free_tasklet, bnad_tx_free_tasklet,
2954 (unsigned long)bnad);
2955
2956 return 0;
2957}
2958
2959/*
2960 * Must be called after bnad_pci_uninit()
2961 * so that iounmap() and pci_set_drvdata(NULL)
2962 * happens only after PCI uninitialization.
2963 */
2964static void
2965bnad_uninit(struct bnad *bnad)
2966{
2967 if (bnad->bar0)
2968 iounmap(bnad->bar0);
2969 pci_set_drvdata(bnad->pcidev, NULL);
2970}
2971
2972/*
2973 * Initialize locks
2974 a) Per device mutes used for serializing configuration
2975 changes from OS interface
2976 b) spin lock used to protect bna state machine
2977 */
2978static void
2979bnad_lock_init(struct bnad *bnad)
2980{
2981 spin_lock_init(&bnad->bna_lock);
2982 mutex_init(&bnad->conf_mutex);
2983}
2984
2985static void
2986bnad_lock_uninit(struct bnad *bnad)
2987{
2988 mutex_destroy(&bnad->conf_mutex);
2989}
2990
2991/* PCI Initialization */
2992static int
2993bnad_pci_init(struct bnad *bnad,
2994 struct pci_dev *pdev, bool *using_dac)
2995{
2996 int err;
2997
2998 err = pci_enable_device(pdev);
2999 if (err)
3000 return err;
3001 err = pci_request_regions(pdev, BNAD_NAME);
3002 if (err)
3003 goto disable_device;
3004 if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(64)) &&
3005 !pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64))) {
3006 *using_dac = 1;
3007 } else {
3008 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
3009 if (err) {
3010 err = pci_set_consistent_dma_mask(pdev,
3011 DMA_BIT_MASK(32));
3012 if (err)
3013 goto release_regions;
3014 }
3015 *using_dac = 0;
3016 }
3017 pci_set_master(pdev);
3018 return 0;
3019
3020release_regions:
3021 pci_release_regions(pdev);
3022disable_device:
3023 pci_disable_device(pdev);
3024
3025 return err;
3026}
3027
3028static void
3029bnad_pci_uninit(struct pci_dev *pdev)
3030{
3031 pci_release_regions(pdev);
3032 pci_disable_device(pdev);
3033}
3034
3035static int __devinit
3036bnad_pci_probe(struct pci_dev *pdev,
3037 const struct pci_device_id *pcidev_id)
3038{
3039 bool using_dac;
3040 int err;
3041 struct bnad *bnad;
3042 struct bna *bna;
3043 struct net_device *netdev;
3044 struct bfa_pcidev pcidev_info;
3045 unsigned long flags;
3046
3047 pr_info("bnad_pci_probe : (0x%p, 0x%p) PCI Func : (%d)\n",
3048 pdev, pcidev_id, PCI_FUNC(pdev->devfn));
3049
3050 mutex_lock(&bnad_fwimg_mutex);
3051 if (!cna_get_firmware_buf(pdev)) {
3052 mutex_unlock(&bnad_fwimg_mutex);
3053 pr_warn("Failed to load Firmware Image!\n");
3054 return -ENODEV;
3055 }
3056 mutex_unlock(&bnad_fwimg_mutex);
3057
3058 /*
3059 * Allocates sizeof(struct net_device + struct bnad)
3060 * bnad = netdev->priv
3061 */
3062 netdev = alloc_etherdev(sizeof(struct bnad));
3063 if (!netdev) {
3064 dev_err(&pdev->dev, "alloc_etherdev failed\n");
3065 err = -ENOMEM;
3066 return err;
3067 }
3068 bnad = netdev_priv(netdev);
3069
3070
3071 /*
3072 * PCI initialization
3073 * Output : using_dac = 1 for 64 bit DMA
3074 * = 0 for 32 bit DMA
3075 */
3076 err = bnad_pci_init(bnad, pdev, &using_dac);
3077 if (err)
3078 goto free_netdev;
3079
3080 bnad_lock_init(bnad);
3081 /*
3082 * Initialize bnad structure
3083 * Setup relation between pci_dev & netdev
3084 * Init Tx free tasklet
3085 */
3086 err = bnad_init(bnad, pdev, netdev);
3087 if (err)
3088 goto pci_uninit;
3089 /* Initialize netdev structure, set up ethtool ops */
3090 bnad_netdev_init(bnad, using_dac);
3091
3092 bnad_enable_msix(bnad);
3093
3094 /* Get resource requirement form bna */
3095 bna_res_req(&bnad->res_info[0]);
3096
3097 /* Allocate resources from bna */
3098 err = bnad_res_alloc(bnad);
3099 if (err)
3100 goto free_netdev;
3101
3102 bna = &bnad->bna;
3103
3104 /* Setup pcidev_info for bna_init() */
3105 pcidev_info.pci_slot = PCI_SLOT(bnad->pcidev->devfn);
3106 pcidev_info.pci_func = PCI_FUNC(bnad->pcidev->devfn);
3107 pcidev_info.device_id = bnad->pcidev->device;
3108 pcidev_info.pci_bar_kva = bnad->bar0;
3109
3110 mutex_lock(&bnad->conf_mutex);
3111
3112 spin_lock_irqsave(&bnad->bna_lock, flags);
3113 bna_init(bna, bnad, &pcidev_info, &bnad->res_info[0]);
3114
3115 spin_unlock_irqrestore(&bnad->bna_lock, flags);
3116
3117 bnad->stats.bna_stats = &bna->stats;
3118
3119 /* Set up timers */
3120 setup_timer(&bnad->bna.device.ioc.ioc_timer, bnad_ioc_timeout,
3121 ((unsigned long)bnad));
3122 setup_timer(&bnad->bna.device.ioc.hb_timer, bnad_ioc_hb_check,
3123 ((unsigned long)bnad));
3124 setup_timer(&bnad->bna.device.ioc.sem_timer, bnad_ioc_sem_timeout,
3125 ((unsigned long)bnad));
3126
3127 /* Now start the timer before calling IOC */
3128 mod_timer(&bnad->bna.device.ioc.ioc_timer,
3129 jiffies + msecs_to_jiffies(BNA_IOC_TIMER_FREQ));
3130
3131 /*
3132 * Start the chip
3133 * Don't care even if err != 0, bna state machine will
3134 * deal with it
3135 */
3136 err = bnad_device_enable(bnad);
3137
3138 /* Get the burnt-in mac */
3139 spin_lock_irqsave(&bnad->bna_lock, flags);
3140 bna_port_mac_get(&bna->port, &bnad->perm_addr);
3141 bnad_set_netdev_perm_addr(bnad);
3142 spin_unlock_irqrestore(&bnad->bna_lock, flags);
3143
3144 mutex_unlock(&bnad->conf_mutex);
3145
3146 /*
3147 * Make sure the link appears down to the stack
3148 */
3149 netif_carrier_off(netdev);
3150
3151 /* Finally, reguister with net_device layer */
3152 err = register_netdev(netdev);
3153 if (err) {
3154 pr_err("BNA : Registering with netdev failed\n");
3155 goto disable_device;
3156 }
3157
3158 return 0;
3159
3160disable_device:
3161 mutex_lock(&bnad->conf_mutex);
3162 bnad_device_disable(bnad);
3163 del_timer_sync(&bnad->bna.device.ioc.ioc_timer);
3164 del_timer_sync(&bnad->bna.device.ioc.sem_timer);
3165 del_timer_sync(&bnad->bna.device.ioc.hb_timer);
3166 spin_lock_irqsave(&bnad->bna_lock, flags);
3167 bna_uninit(bna);
3168 spin_unlock_irqrestore(&bnad->bna_lock, flags);
3169 mutex_unlock(&bnad->conf_mutex);
3170
3171 bnad_res_free(bnad);
3172 bnad_disable_msix(bnad);
3173pci_uninit:
3174 bnad_pci_uninit(pdev);
3175 bnad_lock_uninit(bnad);
3176 bnad_uninit(bnad);
3177free_netdev:
3178 free_netdev(netdev);
3179 return err;
3180}
3181
3182static void __devexit
3183bnad_pci_remove(struct pci_dev *pdev)
3184{
3185 struct net_device *netdev = pci_get_drvdata(pdev);
3186 struct bnad *bnad;
3187 struct bna *bna;
3188 unsigned long flags;
3189
3190 if (!netdev)
3191 return;
3192
3193 pr_info("%s bnad_pci_remove\n", netdev->name);
3194 bnad = netdev_priv(netdev);
3195 bna = &bnad->bna;
3196
3197 unregister_netdev(netdev);
3198
3199 mutex_lock(&bnad->conf_mutex);
3200 bnad_device_disable(bnad);
3201 del_timer_sync(&bnad->bna.device.ioc.ioc_timer);
3202 del_timer_sync(&bnad->bna.device.ioc.sem_timer);
3203 del_timer_sync(&bnad->bna.device.ioc.hb_timer);
3204 spin_lock_irqsave(&bnad->bna_lock, flags);
3205 bna_uninit(bna);
3206 spin_unlock_irqrestore(&bnad->bna_lock, flags);
3207 mutex_unlock(&bnad->conf_mutex);
3208
3209 bnad_res_free(bnad);
3210 bnad_disable_msix(bnad);
3211 bnad_pci_uninit(pdev);
3212 bnad_lock_uninit(bnad);
3213 bnad_uninit(bnad);
3214 free_netdev(netdev);
3215}
3216
3217const struct pci_device_id bnad_pci_id_table[] = {
3218 {
3219 PCI_DEVICE(PCI_VENDOR_ID_BROCADE,
3220 PCI_DEVICE_ID_BROCADE_CT),
3221 .class = PCI_CLASS_NETWORK_ETHERNET << 8,
3222 .class_mask = 0xffff00
3223 }, {0, }
3224};
3225
3226MODULE_DEVICE_TABLE(pci, bnad_pci_id_table);
3227
3228static struct pci_driver bnad_pci_driver = {
3229 .name = BNAD_NAME,
3230 .id_table = bnad_pci_id_table,
3231 .probe = bnad_pci_probe,
3232 .remove = __devexit_p(bnad_pci_remove),
3233};
3234
3235static int __init
3236bnad_module_init(void)
3237{
3238 int err;
3239
3240 pr_info("Brocade 10G Ethernet driver\n");
3241
3242 bfa_ioc_auto_recover(bnad_ioc_auto_recover);
3243
3244 err = pci_register_driver(&bnad_pci_driver);
3245 if (err < 0) {
3246 pr_err("bna : PCI registration failed in module init "
3247 "(%d)\n", err);
3248 return err;
3249 }
3250
3251 return 0;
3252}
3253
3254static void __exit
3255bnad_module_exit(void)
3256{
3257 pci_unregister_driver(&bnad_pci_driver);
3258
3259 if (bfi_fw)
3260 release_firmware(bfi_fw);
3261}
3262
3263module_init(bnad_module_init);
3264module_exit(bnad_module_exit);
3265
3266MODULE_AUTHOR("Brocade");
3267MODULE_LICENSE("GPL");
3268MODULE_DESCRIPTION("Brocade 10G PCIe Ethernet driver");
3269MODULE_VERSION(BNAD_VERSION);
3270MODULE_FIRMWARE(CNA_FW_FILE_CT);
generated by cgit v1.2.2 (git 2.25.0) at 2025-02-26 10:54:46 -0500