aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/mtd/nand/nandsim.c
diff options
context:
space:
mode:
authorArtem Bityutskiy <Artem.Bityutskiy@nokia.com>2010-04-01 08:22:50 -0400
committerDavid Woodhouse <David.Woodhouse@intel.com>2010-05-10 09:12:06 -0400
commit0bfa4df2b65a94ce761306ab53447010b928b7dd (patch)
tree570d960d084b2f4c8cbd1ef8e1bc48d3349a8972 /drivers/mtd/nand/nandsim.c
parent0a382a74b677360096857bcb5288c340fca671ed (diff)
mtd: nandsim: make some structures anonymous
We do not need these names. Moreover, there are spelling typos there: "nansin" instead of "nandsim". This patch is just a clean up, no functional changes. Reported-by: Ferenc Wagner <wferi@niif.hu> Signed-off-by: Artem Bityutskiy <Artem.Bityutskiy@nokia.com> Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
Diffstat (limited to 'drivers/mtd/nand/nandsim.c')
-rw-r--r--drivers/mtd/nand/nandsim.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/drivers/mtd/nand/nandsim.c b/drivers/mtd/nand/nandsim.c
index 8a0a5d16e0eb..261337efe0ee 100644
--- a/drivers/mtd/nand/nandsim.c
+++ b/drivers/mtd/nand/nandsim.c
@@ -315,7 +315,7 @@ struct nandsim {
315 union ns_mem buf; 315 union ns_mem buf;
316 316
317 /* NAND flash "geometry" */ 317 /* NAND flash "geometry" */
318 struct nandsin_geometry { 318 struct {
319 uint64_t totsz; /* total flash size, bytes */ 319 uint64_t totsz; /* total flash size, bytes */
320 uint32_t secsz; /* flash sector (erase block) size, bytes */ 320 uint32_t secsz; /* flash sector (erase block) size, bytes */
321 uint pgsz; /* NAND flash page size, bytes */ 321 uint pgsz; /* NAND flash page size, bytes */
@@ -334,7 +334,7 @@ struct nandsim {
334 } geom; 334 } geom;
335 335
336 /* NAND flash internal registers */ 336 /* NAND flash internal registers */
337 struct nandsim_regs { 337 struct {
338 unsigned command; /* the command register */ 338 unsigned command; /* the command register */
339 u_char status; /* the status register */ 339 u_char status; /* the status register */
340 uint row; /* the page number */ 340 uint row; /* the page number */
@@ -345,7 +345,7 @@ struct nandsim {
345 } regs; 345 } regs;
346 346
347 /* NAND flash lines state */ 347 /* NAND flash lines state */
348 struct ns_lines_status { 348 struct {
349 int ce; /* chip Enable */ 349 int ce; /* chip Enable */
350 int cle; /* command Latch Enable */ 350 int cle; /* command Latch Enable */
351 int ale; /* address Latch Enable */ 351 int ale; /* address Latch Enable */