aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/media/video/bt848.h
diff options
context:
space:
mode:
authorLinus Torvalds <torvalds@ppc970.osdl.org>2005-04-16 18:20:36 -0400
committerLinus Torvalds <torvalds@ppc970.osdl.org>2005-04-16 18:20:36 -0400
commit1da177e4c3f41524e886b7f1b8a0c1fc7321cac2 (patch)
tree0bba044c4ce775e45a88a51686b5d9f90697ea9d /drivers/media/video/bt848.h
Linux-2.6.12-rc2v2.6.12-rc2
Initial git repository build. I'm not bothering with the full history, even though we have it. We can create a separate "historical" git archive of that later if we want to, and in the meantime it's about 3.2GB when imported into git - space that would just make the early git days unnecessarily complicated, when we don't have a lot of good infrastructure for it. Let it rip!
Diffstat (limited to 'drivers/media/video/bt848.h')
-rw-r--r--drivers/media/video/bt848.h366
1 files changed, 366 insertions, 0 deletions
diff --git a/drivers/media/video/bt848.h b/drivers/media/video/bt848.h
new file mode 100644
index 000000000000..0bcd95303bb0
--- /dev/null
+++ b/drivers/media/video/bt848.h
@@ -0,0 +1,366 @@
1/*
2 bt848.h - Bt848 register offsets
3
4 Copyright (C) 1996,97,98 Ralph Metzler (rjkm@thp.uni-koeln.de)
5
6 This program is free software; you can redistribute it and/or modify
7 it under the terms of the GNU General Public License as published by
8 the Free Software Foundation; either version 2 of the License, or
9 (at your option) any later version.
10
11 This program is distributed in the hope that it will be useful,
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 GNU General Public License for more details.
15
16 You should have received a copy of the GNU General Public License
17 along with this program; if not, write to the Free Software
18 Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
19*/
20
21#ifndef _BT848_H_
22#define _BT848_H_
23
24#ifndef PCI_VENDOR_ID_BROOKTREE
25#define PCI_VENDOR_ID_BROOKTREE 0x109e
26#endif
27#ifndef PCI_DEVICE_ID_BT848
28#define PCI_DEVICE_ID_BT848 0x350
29#endif
30#ifndef PCI_DEVICE_ID_BT849
31#define PCI_DEVICE_ID_BT849 0x351
32#endif
33#ifndef PCI_DEVICE_ID_BT878
34#define PCI_DEVICE_ID_BT878 0x36e
35#endif
36#ifndef PCI_DEVICE_ID_BT879
37#define PCI_DEVICE_ID_BT879 0x36f
38#endif
39
40
41/* Brooktree 848 registers */
42
43#define BT848_DSTATUS 0x000
44#define BT848_DSTATUS_PRES (1<<7)
45#define BT848_DSTATUS_HLOC (1<<6)
46#define BT848_DSTATUS_FIELD (1<<5)
47#define BT848_DSTATUS_NUML (1<<4)
48#define BT848_DSTATUS_CSEL (1<<3)
49#define BT848_DSTATUS_PLOCK (1<<2)
50#define BT848_DSTATUS_LOF (1<<1)
51#define BT848_DSTATUS_COF (1<<0)
52
53#define BT848_IFORM 0x004
54#define BT848_IFORM_HACTIVE (1<<7)
55#define BT848_IFORM_MUXSEL (3<<5)
56#define BT848_IFORM_MUX0 (2<<5)
57#define BT848_IFORM_MUX1 (3<<5)
58#define BT848_IFORM_MUX2 (1<<5)
59#define BT848_IFORM_XTSEL (3<<3)
60#define BT848_IFORM_XT0 (1<<3)
61#define BT848_IFORM_XT1 (2<<3)
62#define BT848_IFORM_XTAUTO (3<<3)
63#define BT848_IFORM_XTBOTH (3<<3)
64#define BT848_IFORM_NTSC 1
65#define BT848_IFORM_NTSC_J 2
66#define BT848_IFORM_PAL_BDGHI 3
67#define BT848_IFORM_PAL_M 4
68#define BT848_IFORM_PAL_N 5
69#define BT848_IFORM_SECAM 6
70#define BT848_IFORM_PAL_NC 7
71#define BT848_IFORM_AUTO 0
72#define BT848_IFORM_NORM 7
73
74#define BT848_TDEC 0x008
75#define BT848_TDEC_DEC_FIELD (1<<7)
76#define BT848_TDEC_FLDALIGN (1<<6)
77#define BT848_TDEC_DEC_RAT (0x1f)
78
79#define BT848_E_CROP 0x00C
80#define BT848_O_CROP 0x08C
81
82#define BT848_E_VDELAY_LO 0x010
83#define BT848_O_VDELAY_LO 0x090
84
85#define BT848_E_VACTIVE_LO 0x014
86#define BT848_O_VACTIVE_LO 0x094
87
88#define BT848_E_HDELAY_LO 0x018
89#define BT848_O_HDELAY_LO 0x098
90
91#define BT848_E_HACTIVE_LO 0x01C
92#define BT848_O_HACTIVE_LO 0x09C
93
94#define BT848_E_HSCALE_HI 0x020
95#define BT848_O_HSCALE_HI 0x0A0
96
97#define BT848_E_HSCALE_LO 0x024
98#define BT848_O_HSCALE_LO 0x0A4
99
100#define BT848_BRIGHT 0x028
101
102#define BT848_E_CONTROL 0x02C
103#define BT848_O_CONTROL 0x0AC
104#define BT848_CONTROL_LNOTCH (1<<7)
105#define BT848_CONTROL_COMP (1<<6)
106#define BT848_CONTROL_LDEC (1<<5)
107#define BT848_CONTROL_CBSENSE (1<<4)
108#define BT848_CONTROL_CON_MSB (1<<2)
109#define BT848_CONTROL_SAT_U_MSB (1<<1)
110#define BT848_CONTROL_SAT_V_MSB (1<<0)
111
112#define BT848_CONTRAST_LO 0x030
113#define BT848_SAT_U_LO 0x034
114#define BT848_SAT_V_LO 0x038
115#define BT848_HUE 0x03C
116
117#define BT848_E_SCLOOP 0x040
118#define BT848_O_SCLOOP 0x0C0
119#define BT848_SCLOOP_CAGC (1<<6)
120#define BT848_SCLOOP_CKILL (1<<5)
121#define BT848_SCLOOP_HFILT_AUTO (0<<3)
122#define BT848_SCLOOP_HFILT_CIF (1<<3)
123#define BT848_SCLOOP_HFILT_QCIF (2<<3)
124#define BT848_SCLOOP_HFILT_ICON (3<<3)
125
126#define BT848_SCLOOP_PEAK (1<<7)
127#define BT848_SCLOOP_HFILT_MINP (1<<3)
128#define BT848_SCLOOP_HFILT_MEDP (2<<3)
129#define BT848_SCLOOP_HFILT_MAXP (3<<3)
130
131
132#define BT848_OFORM 0x048
133#define BT848_OFORM_RANGE (1<<7)
134#define BT848_OFORM_CORE0 (0<<5)
135#define BT848_OFORM_CORE8 (1<<5)
136#define BT848_OFORM_CORE16 (2<<5)
137#define BT848_OFORM_CORE32 (3<<5)
138
139#define BT848_E_VSCALE_HI 0x04C
140#define BT848_O_VSCALE_HI 0x0CC
141#define BT848_VSCALE_YCOMB (1<<7)
142#define BT848_VSCALE_COMB (1<<6)
143#define BT848_VSCALE_INT (1<<5)
144#define BT848_VSCALE_HI 15
145
146#define BT848_E_VSCALE_LO 0x050
147#define BT848_O_VSCALE_LO 0x0D0
148#define BT848_TEST 0x054
149#define BT848_ADELAY 0x060
150#define BT848_BDELAY 0x064
151
152#define BT848_ADC 0x068
153#define BT848_ADC_RESERVED (2<<6)
154#define BT848_ADC_SYNC_T (1<<5)
155#define BT848_ADC_AGC_EN (1<<4)
156#define BT848_ADC_CLK_SLEEP (1<<3)
157#define BT848_ADC_Y_SLEEP (1<<2)
158#define BT848_ADC_C_SLEEP (1<<1)
159#define BT848_ADC_CRUSH (1<<0)
160
161#define BT848_WC_UP 0x044
162#define BT848_WC_DOWN 0x078
163
164#define BT848_E_VTC 0x06C
165#define BT848_O_VTC 0x0EC
166#define BT848_VTC_HSFMT (1<<7)
167#define BT848_VTC_VFILT_2TAP 0
168#define BT848_VTC_VFILT_3TAP 1
169#define BT848_VTC_VFILT_4TAP 2
170#define BT848_VTC_VFILT_5TAP 3
171
172#define BT848_SRESET 0x07C
173
174#define BT848_COLOR_FMT 0x0D4
175#define BT848_COLOR_FMT_O_RGB32 (0<<4)
176#define BT848_COLOR_FMT_O_RGB24 (1<<4)
177#define BT848_COLOR_FMT_O_RGB16 (2<<4)
178#define BT848_COLOR_FMT_O_RGB15 (3<<4)
179#define BT848_COLOR_FMT_O_YUY2 (4<<4)
180#define BT848_COLOR_FMT_O_BtYUV (5<<4)
181#define BT848_COLOR_FMT_O_Y8 (6<<4)
182#define BT848_COLOR_FMT_O_RGB8 (7<<4)
183#define BT848_COLOR_FMT_O_YCrCb422 (8<<4)
184#define BT848_COLOR_FMT_O_YCrCb411 (9<<4)
185#define BT848_COLOR_FMT_O_RAW (14<<4)
186#define BT848_COLOR_FMT_E_RGB32 0
187#define BT848_COLOR_FMT_E_RGB24 1
188#define BT848_COLOR_FMT_E_RGB16 2
189#define BT848_COLOR_FMT_E_RGB15 3
190#define BT848_COLOR_FMT_E_YUY2 4
191#define BT848_COLOR_FMT_E_BtYUV 5
192#define BT848_COLOR_FMT_E_Y8 6
193#define BT848_COLOR_FMT_E_RGB8 7
194#define BT848_COLOR_FMT_E_YCrCb422 8
195#define BT848_COLOR_FMT_E_YCrCb411 9
196#define BT848_COLOR_FMT_E_RAW 14
197
198#define BT848_COLOR_FMT_RGB32 0x00
199#define BT848_COLOR_FMT_RGB24 0x11
200#define BT848_COLOR_FMT_RGB16 0x22
201#define BT848_COLOR_FMT_RGB15 0x33
202#define BT848_COLOR_FMT_YUY2 0x44
203#define BT848_COLOR_FMT_BtYUV 0x55
204#define BT848_COLOR_FMT_Y8 0x66
205#define BT848_COLOR_FMT_RGB8 0x77
206#define BT848_COLOR_FMT_YCrCb422 0x88
207#define BT848_COLOR_FMT_YCrCb411 0x99
208#define BT848_COLOR_FMT_RAW 0xee
209
210#define BT848_VTOTAL_LO 0xB0
211#define BT848_VTOTAL_HI 0xB4
212
213#define BT848_COLOR_CTL 0x0D8
214#define BT848_COLOR_CTL_EXT_FRMRATE (1<<7)
215#define BT848_COLOR_CTL_COLOR_BARS (1<<6)
216#define BT848_COLOR_CTL_RGB_DED (1<<5)
217#define BT848_COLOR_CTL_GAMMA (1<<4)
218#define BT848_COLOR_CTL_WSWAP_ODD (1<<3)
219#define BT848_COLOR_CTL_WSWAP_EVEN (1<<2)
220#define BT848_COLOR_CTL_BSWAP_ODD (1<<1)
221#define BT848_COLOR_CTL_BSWAP_EVEN (1<<0)
222
223#define BT848_CAP_CTL 0x0DC
224#define BT848_CAP_CTL_DITH_FRAME (1<<4)
225#define BT848_CAP_CTL_CAPTURE_VBI_ODD (1<<3)
226#define BT848_CAP_CTL_CAPTURE_VBI_EVEN (1<<2)
227#define BT848_CAP_CTL_CAPTURE_ODD (1<<1)
228#define BT848_CAP_CTL_CAPTURE_EVEN (1<<0)
229
230#define BT848_VBI_PACK_SIZE 0x0E0
231
232#define BT848_VBI_PACK_DEL 0x0E4
233#define BT848_VBI_PACK_DEL_VBI_HDELAY 0xfc
234#define BT848_VBI_PACK_DEL_EXT_FRAME 2
235#define BT848_VBI_PACK_DEL_VBI_PKT_HI 1
236
237
238#define BT848_INT_STAT 0x100
239#define BT848_INT_MASK 0x104
240
241#define BT848_INT_ETBF (1<<23)
242
243#define BT848_INT_RISCS (0xf<<28)
244#define BT848_INT_RISC_EN (1<<27)
245#define BT848_INT_RACK (1<<25)
246#define BT848_INT_FIELD (1<<24)
247#define BT848_INT_SCERR (1<<19)
248#define BT848_INT_OCERR (1<<18)
249#define BT848_INT_PABORT (1<<17)
250#define BT848_INT_RIPERR (1<<16)
251#define BT848_INT_PPERR (1<<15)
252#define BT848_INT_FDSR (1<<14)
253#define BT848_INT_FTRGT (1<<13)
254#define BT848_INT_FBUS (1<<12)
255#define BT848_INT_RISCI (1<<11)
256#define BT848_INT_GPINT (1<<9)
257#define BT848_INT_I2CDONE (1<<8)
258#define BT848_INT_VPRES (1<<5)
259#define BT848_INT_HLOCK (1<<4)
260#define BT848_INT_OFLOW (1<<3)
261#define BT848_INT_HSYNC (1<<2)
262#define BT848_INT_VSYNC (1<<1)
263#define BT848_INT_FMTCHG (1<<0)
264
265
266#define BT848_GPIO_DMA_CTL 0x10C
267#define BT848_GPIO_DMA_CTL_GPINTC (1<<15)
268#define BT848_GPIO_DMA_CTL_GPINTI (1<<14)
269#define BT848_GPIO_DMA_CTL_GPWEC (1<<13)
270#define BT848_GPIO_DMA_CTL_GPIOMODE (3<<11)
271#define BT848_GPIO_DMA_CTL_GPCLKMODE (1<<10)
272#define BT848_GPIO_DMA_CTL_PLTP23_4 (0<<6)
273#define BT848_GPIO_DMA_CTL_PLTP23_8 (1<<6)
274#define BT848_GPIO_DMA_CTL_PLTP23_16 (2<<6)
275#define BT848_GPIO_DMA_CTL_PLTP23_32 (3<<6)
276#define BT848_GPIO_DMA_CTL_PLTP1_4 (0<<4)
277#define BT848_GPIO_DMA_CTL_PLTP1_8 (1<<4)
278#define BT848_GPIO_DMA_CTL_PLTP1_16 (2<<4)
279#define BT848_GPIO_DMA_CTL_PLTP1_32 (3<<4)
280#define BT848_GPIO_DMA_CTL_PKTP_4 (0<<2)
281#define BT848_GPIO_DMA_CTL_PKTP_8 (1<<2)
282#define BT848_GPIO_DMA_CTL_PKTP_16 (2<<2)
283#define BT848_GPIO_DMA_CTL_PKTP_32 (3<<2)
284#define BT848_GPIO_DMA_CTL_RISC_ENABLE (1<<1)
285#define BT848_GPIO_DMA_CTL_FIFO_ENABLE (1<<0)
286
287#define BT848_I2C 0x110
288#define BT878_I2C_MODE (1<<7)
289#define BT878_I2C_RATE (1<<6)
290#define BT878_I2C_NOSTOP (1<<5)
291#define BT878_I2C_NOSTART (1<<4)
292#define BT848_I2C_DIV (0xf<<4)
293#define BT848_I2C_SYNC (1<<3)
294#define BT848_I2C_W3B (1<<2)
295#define BT848_I2C_SCL (1<<1)
296#define BT848_I2C_SDA (1<<0)
297
298#define BT848_RISC_STRT_ADD 0x114
299#define BT848_GPIO_OUT_EN 0x118
300#define BT848_GPIO_REG_INP 0x11C
301#define BT848_RISC_COUNT 0x120
302#define BT848_GPIO_DATA 0x200
303
304
305/* Bt848 RISC commands */
306
307/* only for the SYNC RISC command */
308#define BT848_FIFO_STATUS_FM1 0x06
309#define BT848_FIFO_STATUS_FM3 0x0e
310#define BT848_FIFO_STATUS_SOL 0x02
311#define BT848_FIFO_STATUS_EOL4 0x01
312#define BT848_FIFO_STATUS_EOL3 0x0d
313#define BT848_FIFO_STATUS_EOL2 0x09
314#define BT848_FIFO_STATUS_EOL1 0x05
315#define BT848_FIFO_STATUS_VRE 0x04
316#define BT848_FIFO_STATUS_VRO 0x0c
317#define BT848_FIFO_STATUS_PXV 0x00
318
319#define BT848_RISC_RESYNC (1<<15)
320
321/* WRITE and SKIP */
322/* disable which bytes of each DWORD */
323#define BT848_RISC_BYTE0 (1U<<12)
324#define BT848_RISC_BYTE1 (1U<<13)
325#define BT848_RISC_BYTE2 (1U<<14)
326#define BT848_RISC_BYTE3 (1U<<15)
327#define BT848_RISC_BYTE_ALL (0x0fU<<12)
328#define BT848_RISC_BYTE_NONE 0
329/* cause RISCI */
330#define BT848_RISC_IRQ (1U<<24)
331/* RISC command is last one in this line */
332#define BT848_RISC_EOL (1U<<26)
333/* RISC command is first one in this line */
334#define BT848_RISC_SOL (1U<<27)
335
336#define BT848_RISC_WRITE (0x01U<<28)
337#define BT848_RISC_SKIP (0x02U<<28)
338#define BT848_RISC_WRITEC (0x05U<<28)
339#define BT848_RISC_JUMP (0x07U<<28)
340#define BT848_RISC_SYNC (0x08U<<28)
341
342#define BT848_RISC_WRITE123 (0x09U<<28)
343#define BT848_RISC_SKIP123 (0x0aU<<28)
344#define BT848_RISC_WRITE1S23 (0x0bU<<28)
345
346
347/* Bt848A and higher only !! */
348#define BT848_TGLB 0x080
349#define BT848_TGCTRL 0x084
350#define BT848_FCAP 0x0E8
351#define BT848_PLL_F_LO 0x0F0
352#define BT848_PLL_F_HI 0x0F4
353
354#define BT848_PLL_XCI 0x0F8
355#define BT848_PLL_X (1<<7)
356#define BT848_PLL_C (1<<6)
357
358#define BT848_DVSIF 0x0FC
359
360/* Bt878 register */
361
362#define BT878_DEVCTRL 0x40
363#define BT878_EN_TBFX 0x02
364#define BT878_EN_VSFX 0x04
365
366#endif