aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/idle
diff options
context:
space:
mode:
authorLen Brown <len.brown@intel.com>2010-10-15 21:23:25 -0400
committerLen Brown <len.brown@intel.com>2010-10-15 21:23:25 -0400
commitdea44c6b7df7f8bb67cb059b4c14b24288c4cd04 (patch)
tree39b4924bacd37aa0940c9643ebb548583e2ca138 /drivers/idle
parentc8381cc3d8a9cc6c80f65bf60863c776651f245c (diff)
intel_idle: delete bogus data from cpuidle_state.power_usage
The mW data in this field is a total fabrication and serves no purpose other than to mislead those who might see it in sysfs. Delete it. Signed-off-by: Len Brown <len.brown@intel.com>
Diffstat (limited to 'drivers/idle')
-rw-r--r--drivers/idle/intel_idle.c7
1 files changed, 0 insertions, 7 deletions
diff --git a/drivers/idle/intel_idle.c b/drivers/idle/intel_idle.c
index ad0fb0182b4c..8e35c89d0927 100644
--- a/drivers/idle/intel_idle.c
+++ b/drivers/idle/intel_idle.c
@@ -101,7 +101,6 @@ static struct cpuidle_state nehalem_cstates[MWAIT_MAX_NUM_CSTATES] = {
101 .driver_data = (void *) 0x00, 101 .driver_data = (void *) 0x00,
102 .flags = CPUIDLE_FLAG_TIME_VALID, 102 .flags = CPUIDLE_FLAG_TIME_VALID,
103 .exit_latency = 3, 103 .exit_latency = 3,
104 .power_usage = 1000,
105 .target_residency = 6, 104 .target_residency = 6,
106 .enter = &intel_idle }, 105 .enter = &intel_idle },
107 { /* MWAIT C2 */ 106 { /* MWAIT C2 */
@@ -110,7 +109,6 @@ static struct cpuidle_state nehalem_cstates[MWAIT_MAX_NUM_CSTATES] = {
110 .driver_data = (void *) 0x10, 109 .driver_data = (void *) 0x10,
111 .flags = CPUIDLE_FLAG_TIME_VALID | CPUIDLE_FLAG_TLB_FLUSHED, 110 .flags = CPUIDLE_FLAG_TIME_VALID | CPUIDLE_FLAG_TLB_FLUSHED,
112 .exit_latency = 20, 111 .exit_latency = 20,
113 .power_usage = 500,
114 .target_residency = 80, 112 .target_residency = 80,
115 .enter = &intel_idle }, 113 .enter = &intel_idle },
116 { /* MWAIT C3 */ 114 { /* MWAIT C3 */
@@ -119,7 +117,6 @@ static struct cpuidle_state nehalem_cstates[MWAIT_MAX_NUM_CSTATES] = {
119 .driver_data = (void *) 0x20, 117 .driver_data = (void *) 0x20,
120 .flags = CPUIDLE_FLAG_TIME_VALID | CPUIDLE_FLAG_TLB_FLUSHED, 118 .flags = CPUIDLE_FLAG_TIME_VALID | CPUIDLE_FLAG_TLB_FLUSHED,
121 .exit_latency = 200, 119 .exit_latency = 200,
122 .power_usage = 350,
123 .target_residency = 800, 120 .target_residency = 800,
124 .enter = &intel_idle }, 121 .enter = &intel_idle },
125}; 122};
@@ -132,7 +129,6 @@ static struct cpuidle_state atom_cstates[MWAIT_MAX_NUM_CSTATES] = {
132 .driver_data = (void *) 0x00, 129 .driver_data = (void *) 0x00,
133 .flags = CPUIDLE_FLAG_TIME_VALID, 130 .flags = CPUIDLE_FLAG_TIME_VALID,
134 .exit_latency = 1, 131 .exit_latency = 1,
135 .power_usage = 1000,
136 .target_residency = 4, 132 .target_residency = 4,
137 .enter = &intel_idle }, 133 .enter = &intel_idle },
138 { /* MWAIT C2 */ 134 { /* MWAIT C2 */
@@ -141,7 +137,6 @@ static struct cpuidle_state atom_cstates[MWAIT_MAX_NUM_CSTATES] = {
141 .driver_data = (void *) 0x10, 137 .driver_data = (void *) 0x10,
142 .flags = CPUIDLE_FLAG_TIME_VALID, 138 .flags = CPUIDLE_FLAG_TIME_VALID,
143 .exit_latency = 20, 139 .exit_latency = 20,
144 .power_usage = 500,
145 .target_residency = 80, 140 .target_residency = 80,
146 .enter = &intel_idle }, 141 .enter = &intel_idle },
147 { /* MWAIT C3 */ }, 142 { /* MWAIT C3 */ },
@@ -151,7 +146,6 @@ static struct cpuidle_state atom_cstates[MWAIT_MAX_NUM_CSTATES] = {
151 .driver_data = (void *) 0x30, 146 .driver_data = (void *) 0x30,
152 .flags = CPUIDLE_FLAG_TIME_VALID | CPUIDLE_FLAG_TLB_FLUSHED, 147 .flags = CPUIDLE_FLAG_TIME_VALID | CPUIDLE_FLAG_TLB_FLUSHED,
153 .exit_latency = 100, 148 .exit_latency = 100,
154 .power_usage = 250,
155 .target_residency = 400, 149 .target_residency = 400,
156 .enter = &intel_idle }, 150 .enter = &intel_idle },
157 { /* MWAIT C5 */ }, 151 { /* MWAIT C5 */ },
@@ -161,7 +155,6 @@ static struct cpuidle_state atom_cstates[MWAIT_MAX_NUM_CSTATES] = {
161 .driver_data = (void *) 0x52, 155 .driver_data = (void *) 0x52,
162 .flags = CPUIDLE_FLAG_TIME_VALID | CPUIDLE_FLAG_TLB_FLUSHED, 156 .flags = CPUIDLE_FLAG_TIME_VALID | CPUIDLE_FLAG_TLB_FLUSHED,
163 .exit_latency = 140, 157 .exit_latency = 140,
164 .power_usage = 150,
165 .target_residency = 560, 158 .target_residency = 560,
166 .enter = &intel_idle }, 159 .enter = &intel_idle },
167}; 160};