aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu
diff options
context:
space:
mode:
authorChristoph Jaeger <christophjaeger@linux.com>2014-04-14 18:10:22 -0400
committerChristian König <christian.koenig@amd.com>2014-04-17 07:59:55 -0400
commit681941c1790b92207334d08ee017007685f35438 (patch)
treec758cccd92b6d0fab16d3838db6effebec25f715 /drivers/gpu
parent7e1858f9aff7d608b3d0abad4bda0130de887b89 (diff)
drm/radeon: fix VCE fence command
Due to a type mismatch that causes an implicit type conversion, the upper 32 bits of the GPU address have been zeroed out when adding to the command buffer. Picked up by Coverity - CID 1198624. Signed-off-by: Christoph Jaeger <christophjaeger@linux.com>
Diffstat (limited to 'drivers/gpu')
-rw-r--r--drivers/gpu/drm/radeon/radeon_vce.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/gpu/drm/radeon/radeon_vce.c b/drivers/gpu/drm/radeon/radeon_vce.c
index 76e9904bc537..ced53dd03e7c 100644
--- a/drivers/gpu/drm/radeon/radeon_vce.c
+++ b/drivers/gpu/drm/radeon/radeon_vce.c
@@ -613,7 +613,7 @@ void radeon_vce_fence_emit(struct radeon_device *rdev,
613 struct radeon_fence *fence) 613 struct radeon_fence *fence)
614{ 614{
615 struct radeon_ring *ring = &rdev->ring[fence->ring]; 615 struct radeon_ring *ring = &rdev->ring[fence->ring];
616 uint32_t addr = rdev->fence_drv[fence->ring].gpu_addr; 616 uint64_t addr = rdev->fence_drv[fence->ring].gpu_addr;
617 617
618 radeon_ring_write(ring, VCE_CMD_FENCE); 618 radeon_ring_write(ring, VCE_CMD_FENCE);
619 radeon_ring_write(ring, addr); 619 radeon_ring_write(ring, addr);