aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/nouveau/nouveau_drv.h
diff options
context:
space:
mode:
authorMartin Peres <martin.peres@free.fr>2011-04-13 18:46:19 -0400
committerBen Skeggs <bskeggs@redhat.com>2011-05-15 20:50:30 -0400
commite614b2e7ca9f9946cede13b34c950b92af6fa7ef (patch)
treed721917f2a547fd6f9471deb36bb23aceb569b70 /drivers/gpu/drm/nouveau/nouveau_drv.h
parentdac55b58253fe4ced44979543bde35d25eaf56dc (diff)
drm/nouveau: Associate memtimings with performance levels on cards <= nv98
v2 (Ben Skeggs): fix ramcfg strap, and remove bogus handling of perf 0x40 Signed-off-by: Martin Peres <martin.peres@ensi-bourges.fr> Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
Diffstat (limited to 'drivers/gpu/drm/nouveau/nouveau_drv.h')
-rw-r--r--drivers/gpu/drm/nouveau/nouveau_drv.h26
1 files changed, 14 insertions, 12 deletions
diff --git a/drivers/gpu/drm/nouveau/nouveau_drv.h b/drivers/gpu/drm/nouveau/nouveau_drv.h
index e4c26a2df02a..224d3a1ce6ec 100644
--- a/drivers/gpu/drm/nouveau/nouveau_drv.h
+++ b/drivers/gpu/drm/nouveau/nouveau_drv.h
@@ -410,6 +410,19 @@ struct nouveau_pm_voltage {
410 int nr_level; 410 int nr_level;
411}; 411};
412 412
413struct nouveau_pm_memtiming {
414 int id;
415 u32 reg_100220;
416 u32 reg_100224;
417 u32 reg_100228;
418 u32 reg_10022c;
419 u32 reg_100230;
420 u32 reg_100234;
421 u32 reg_100238;
422 u32 reg_10023c;
423 u32 reg_100240;
424};
425
413#define NOUVEAU_PM_MAX_LEVEL 8 426#define NOUVEAU_PM_MAX_LEVEL 8
414struct nouveau_pm_level { 427struct nouveau_pm_level {
415 struct device_attribute dev_attr; 428 struct device_attribute dev_attr;
@@ -425,6 +438,7 @@ struct nouveau_pm_level {
425 u8 fanspeed; 438 u8 fanspeed;
426 439
427 u16 memscript; 440 u16 memscript;
441 struct nouveau_pm_memtiming *timing;
428}; 442};
429 443
430struct nouveau_pm_temp_sensor_constants { 444struct nouveau_pm_temp_sensor_constants {
@@ -441,18 +455,6 @@ struct nouveau_pm_threshold_temp {
441 s16 fan_boost; 455 s16 fan_boost;
442}; 456};
443 457
444struct nouveau_pm_memtiming {
445 u32 reg_100220;
446 u32 reg_100224;
447 u32 reg_100228;
448 u32 reg_10022c;
449 u32 reg_100230;
450 u32 reg_100234;
451 u32 reg_100238;
452 u32 reg_10023c;
453 u32 reg_100240;
454};
455
456struct nouveau_pm_memtimings { 458struct nouveau_pm_memtimings {
457 bool supported; 459 bool supported;
458 struct nouveau_pm_memtiming *timing; 460 struct nouveau_pm_memtiming *timing;