aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/clk/rockchip/clk.c
diff options
context:
space:
mode:
authorKever Yang <kever.yang@rock-chips.com>2014-11-04 04:11:10 -0500
committerHeiko Stuebner <heiko@sntech.de>2014-11-04 16:52:51 -0500
commit78eaf6095cc763c1a228ebac5682852f04e85205 (patch)
treed758276e44565631817d98590869288ab3b80911 /drivers/clk/rockchip/clk.c
parent49ed9ee442227e7f2ef617ca1399269d567834b9 (diff)
clk: rockchip: disable unused clocks
The rockchip clock driver use CLK_IGNORE_UNUSED flag to make sure all the clocks are available like default power on state. We have implement the clock manage in most of rockchip drivers, it is time to remove it for power save. Instead we add CLK_IGNORE_UNUSED for some clock nodes which should be on during boot or no module driver in kernel will initialize it. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Reviewed-by: Doug Anderson <dianders@chromium.org> Tested-by: Doug Anderson <dianders@chromium.org> Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Diffstat (limited to 'drivers/clk/rockchip/clk.c')
-rw-r--r--drivers/clk/rockchip/clk.c9
1 files changed, 0 insertions, 9 deletions
diff --git a/drivers/clk/rockchip/clk.c b/drivers/clk/rockchip/clk.c
index 1e68bff481b8..dec6f8d6dc13 100644
--- a/drivers/clk/rockchip/clk.c
+++ b/drivers/clk/rockchip/clk.c
@@ -246,9 +246,6 @@ void __init rockchip_clk_register_branches(
246 list->div_flags, &clk_lock); 246 list->div_flags, &clk_lock);
247 break; 247 break;
248 case branch_fraction_divider: 248 case branch_fraction_divider:
249 /* keep all gates untouched for now */
250 flags |= CLK_IGNORE_UNUSED;
251
252 clk = rockchip_clk_register_frac_branch(list->name, 249 clk = rockchip_clk_register_frac_branch(list->name,
253 list->parent_names, list->num_parents, 250 list->parent_names, list->num_parents,
254 reg_base, list->muxdiv_offset, list->div_flags, 251 reg_base, list->muxdiv_offset, list->div_flags,
@@ -258,18 +255,12 @@ void __init rockchip_clk_register_branches(
258 case branch_gate: 255 case branch_gate:
259 flags |= CLK_SET_RATE_PARENT; 256 flags |= CLK_SET_RATE_PARENT;
260 257
261 /* keep all gates untouched for now */
262 flags |= CLK_IGNORE_UNUSED;
263
264 clk = clk_register_gate(NULL, list->name, 258 clk = clk_register_gate(NULL, list->name,
265 list->parent_names[0], flags, 259 list->parent_names[0], flags,
266 reg_base + list->gate_offset, 260 reg_base + list->gate_offset,
267 list->gate_shift, list->gate_flags, &clk_lock); 261 list->gate_shift, list->gate_flags, &clk_lock);
268 break; 262 break;
269 case branch_composite: 263 case branch_composite:
270 /* keep all gates untouched for now */
271 flags |= CLK_IGNORE_UNUSED;
272
273 clk = rockchip_clk_register_branch(list->name, 264 clk = rockchip_clk_register_branch(list->name,
274 list->parent_names, list->num_parents, 265 list->parent_names, list->num_parents,
275 reg_base, list->muxdiv_offset, list->mux_shift, 266 reg_base, list->muxdiv_offset, list->mux_shift,