clk: hix5hd2: add watchdog0 clocks

hix5hd2 add watchdog0 clocks

Signed-off-by: Guoxiong Yan <yanguoxiong@huawei.com>
Signed-off-by: Zhangfei Gao <zhangfei.gao@linaro.org>
Signed-off-by: Wei Xu <xuwei5@hisilicon.com>

1 files changed, 5 insertions, 0 deletions

diff --git a/drivers/clk/hisilicon/clk-hix5hd2.c b/drivers/clk/hisilicon/clk-hix5hd2.c
index 13d6ec24af12..6e97e54b869c 100644
--- a/drivers/clk/hisilicon/clk-hix5hd2.c
+++ b/drivers/clk/hisilicon/clk-hix5hd2.c
@@ -95,6 +95,11 @@ static struct hisi_gate_clock hix5hd2_gate_clks[] __initdata = {
         { HIX5HD2_FWD_SYS_CLK, "clk_fwd_sys", "clk_fwd_bus", 0, 0xcc, 5, 0, },
         { HIX5HD2_MAC0_PHY_CLK, "clk_fephy", "clk_fwd_sys",
                  CLK_SET_RATE_PARENT, 0x120, 0, 0, },
+        /* wdg0 */
+        { HIX5HD2_WDG0_CLK, "clk_wdg0", "24m",
+                CLK_SET_RATE_PARENT, 0x178, 0, 0, },
+        { HIX5HD2_WDG0_RST, "rst_wdg0", "clk_wdg0",
+                CLK_SET_RATE_PARENT, 0x178, 4, CLK_GATE_SET_TO_DISABLE, },
 };
 
 enum hix5hd2_clk_type {