aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/char/drm/r300_reg.h
diff options
context:
space:
mode:
authorDave Airlie <airlied@linux.ie>2006-02-17 23:51:35 -0500
committerDave Airlie <airlied@linux.ie>2006-02-17 23:51:35 -0500
commit4e5e2e2560aa1d1d01f7af97af2f72706f61da27 (patch)
tree80a02e0cc1871cc1f528e8fbf8544130c7790635 /drivers/char/drm/r300_reg.h
parent91e3738ebc6d858e784090382e02afeae5a93b08 (diff)
drm: radeon add r300 TX_CNTL and verify bitblt packets
The Xgl on r300 doesn't work unless you add a verify bitblt function to the DRM, and we need to pass TX_CNTL to flush texture caches. Signed-off-by: Dave Airlie <airlied@linux.ie>
Diffstat (limited to 'drivers/char/drm/r300_reg.h')
-rw-r--r--drivers/char/drm/r300_reg.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/drivers/char/drm/r300_reg.h b/drivers/char/drm/r300_reg.h
index a0ed20e25221..d1e19954406b 100644
--- a/drivers/char/drm/r300_reg.h
+++ b/drivers/char/drm/r300_reg.h
@@ -451,6 +451,9 @@ I am fairly certain that they are correct unless stated otherwise in comments.
451/* END */ 451/* END */
452 452
453/* gap */ 453/* gap */
454/* Zero to flush caches. */
455#define R300_TX_CNTL 0x4100
456
454/* The upper enable bits are guessed, based on fglrx reported limits. */ 457/* The upper enable bits are guessed, based on fglrx reported limits. */
455#define R300_TX_ENABLE 0x4104 458#define R300_TX_ENABLE 0x4104
456# define R300_TX_ENABLE_0 (1 << 0) 459# define R300_TX_ENABLE_0 (1 << 0)