aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/block
diff options
context:
space:
mode:
authorMike Miller <mike.miller@hp.com>2006-12-06 23:35:04 -0500
committerLinus Torvalds <torvalds@woody.osdl.org>2006-12-07 11:39:29 -0500
commitf92e2f5f889803306e50c06e17ee330403e91b8d (patch)
tree0971abf513da37eba31de1aa8d7753aa2e5fa8b7 /drivers/block
parentde9239167158c0210c5b9a709d67cea1b6f8ae56 (diff)
[PATCH] cciss: disable DMA prefetch on P600
Unconditionally disable DMA prefetch on the P600 controller. An ASIC bug may result in prefetching beyond the end of physical memory. Signed-off-by: Mike Miller <mike.miller@hp.com> Acked-by: Jens Axboe <jens.axboe@oracle.com> Signed-off-by: Andrew Morton <akpm@osdl.org> Signed-off-by: Linus Torvalds <torvalds@osdl.org>
Diffstat (limited to 'drivers/block')
-rw-r--r--drivers/block/cciss.c11
-rw-r--r--drivers/block/cciss_cmd.h1
2 files changed, 12 insertions, 0 deletions
diff --git a/drivers/block/cciss.c b/drivers/block/cciss.c
index 4899ab27f781..a17223c43aeb 100644
--- a/drivers/block/cciss.c
+++ b/drivers/block/cciss.c
@@ -3003,6 +3003,17 @@ static int cciss_pci_init(ctlr_info_t *c, struct pci_dev *pdev)
3003 } 3003 }
3004#endif 3004#endif
3005 3005
3006 /* Disabling DMA prefetch for the P600
3007 * An ASIC bug may result in a prefetch beyond
3008 * physical memory.
3009 */
3010 if(board_id == 0x3225103C) {
3011 __u32 dma_prefetch;
3012 dma_prefetch = readl(c->vaddr + I2O_DMA1_CFG);
3013 dma_prefetch |= 0x8000;
3014 writel(dma_prefetch, c->vaddr + I2O_DMA1_CFG);
3015 }
3016
3006#ifdef CCISS_DEBUG 3017#ifdef CCISS_DEBUG
3007 printk("Trying to put board into Simple mode\n"); 3018 printk("Trying to put board into Simple mode\n");
3008#endif /* CCISS_DEBUG */ 3019#endif /* CCISS_DEBUG */
diff --git a/drivers/block/cciss_cmd.h b/drivers/block/cciss_cmd.h
index 4af7c4c0c7af..b2147cca5acd 100644
--- a/drivers/block/cciss_cmd.h
+++ b/drivers/block/cciss_cmd.h
@@ -55,6 +55,7 @@
55#define I2O_INT_MASK 0x34 55#define I2O_INT_MASK 0x34
56#define I2O_IBPOST_Q 0x40 56#define I2O_IBPOST_Q 0x40
57#define I2O_OBPOST_Q 0x44 57#define I2O_OBPOST_Q 0x44
58#define I2O_DMA1_CFG 0x214
58 59
59//Configuration Table 60//Configuration Table
60#define CFGTBL_ChangeReq 0x00000001l 61#define CFGTBL_ChangeReq 0x00000001l