aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/acpi/acpica/hwvalid.c
diff options
context:
space:
mode:
authorBob Moore <robert.moore@intel.com>2009-03-18 21:53:35 -0400
committerLen Brown <len.brown@intel.com>2009-03-27 12:11:05 -0400
commitee6a0fbd0ccb7736a3be56630e3ad65ceddfb5bd (patch)
tree374793da6c8ae98dc438aa15a9f9bd8435a0f8d3 /drivers/acpi/acpica/hwvalid.c
parent91a56e631fc837852304ee7bc2876d6e444b7fdb (diff)
ACPICA: Condense some protected ports
One entry in the protected port table eliminated. Added extra comments to describe each table entry. Signed-off-by: Bob Moore <robert.moore@intel.com> Signed-off-by: Lin Ming <ming.m.lin@intel.com> Signed-off-by: Len Brown <len.brown@intel.com>
Diffstat (limited to 'drivers/acpi/acpica/hwvalid.c')
-rw-r--r--drivers/acpi/acpica/hwvalid.c34
1 files changed, 26 insertions, 8 deletions
diff --git a/drivers/acpi/acpica/hwvalid.c b/drivers/acpi/acpica/hwvalid.c
index e0b562fbe7c1..105b818eba45 100644
--- a/drivers/acpi/acpica/hwvalid.c
+++ b/drivers/acpi/acpica/hwvalid.c
@@ -63,24 +63,42 @@ acpi_hw_validate_io_request(acpi_io_address address, u32 bit_width);
63 * 63 *
64 * This provides ACPICA with the desired port protections and 64 * This provides ACPICA with the desired port protections and
65 * Microsoft compatibility. 65 * Microsoft compatibility.
66 *
67 * Description of port entries:
68 * DMA: DMA controller
69 * PIC0: Programmable Interrupt Controller (8259_a)
70 * PIT1: System Timer 1
71 * PIT2: System Timer 2 failsafe
72 * RTC: Real-time clock
73 * CMOS: Extended CMOS
74 * DMA1: DMA 1 page registers
75 * DMA1L: DMA 1 Ch 0 low page
76 * DMA2: DMA 2 page registers
77 * DMA2L: DMA 2 low page refresh
78 * ARBC: Arbitration control
79 * SETUP: Reserved system board setup
80 * POS: POS channel select
81 * PIC1: Cascaded PIC
82 * IDMA: ISA DMA
83 * ELCR: PIC edge/level registers
84 * PCI: PCI configuration space
66 */ 85 */
67static const struct acpi_port_info acpi_protected_ports[] = { 86static const struct acpi_port_info acpi_protected_ports[] = {
68 {"DMA1", 0x0000, 0x000F, ACPI_OSI_WIN_XP}, 87 {"DMA", 0x0000, 0x000F, ACPI_OSI_WIN_XP},
69 {"PIC0", 0x0020, 0x0021, ACPI_ALWAYS_ILLEGAL}, 88 {"PIC0", 0x0020, 0x0021, ACPI_ALWAYS_ILLEGAL},
70 {"PIT1", 0x0040, 0x0043, ACPI_OSI_WIN_XP}, 89 {"PIT1", 0x0040, 0x0043, ACPI_OSI_WIN_XP},
71 {"PIT2", 0x0048, 0x004B, ACPI_OSI_WIN_XP}, 90 {"PIT2", 0x0048, 0x004B, ACPI_OSI_WIN_XP},
72 {"RTC", 0x0070, 0x0071, ACPI_OSI_WIN_XP}, 91 {"RTC", 0x0070, 0x0071, ACPI_OSI_WIN_XP},
73 {"CMOS", 0x0074, 0x0076, ACPI_OSI_WIN_XP}, 92 {"CMOS", 0x0074, 0x0076, ACPI_OSI_WIN_XP},
74 {"DMA1", 0x0081, 0x0083, ACPI_OSI_WIN_XP}, 93 {"DMA1", 0x0081, 0x0083, ACPI_OSI_WIN_XP},
75 {"DMA1", 0x0087, 0x0087, ACPI_OSI_WIN_XP}, 94 {"DMA1L", 0x0087, 0x0087, ACPI_OSI_WIN_XP},
76 {"DMA2", 0x0089, 0x0089, ACPI_OSI_WIN_XP}, 95 {"DMA2", 0x0089, 0x008B, ACPI_OSI_WIN_XP},
77 {"DMA2", 0x008A, 0x008B, ACPI_OSI_WIN_XP}, 96 {"DMA2L", 0x008F, 0x008F, ACPI_OSI_WIN_XP},
78 {"DMA2", 0x008F, 0x008F, ACPI_OSI_WIN_XP}, 97 {"ARBC", 0x0090, 0x0091, ACPI_OSI_WIN_XP},
79 {"Arb", 0x0090, 0x0091, ACPI_OSI_WIN_XP}, 98 {"SETUP", 0x0093, 0x0094, ACPI_OSI_WIN_XP},
80 {"Setup", 0x0093, 0x0094, ACPI_OSI_WIN_XP},
81 {"POS", 0x0096, 0x0097, ACPI_OSI_WIN_XP}, 99 {"POS", 0x0096, 0x0097, ACPI_OSI_WIN_XP},
82 {"PIC1", 0x00A0, 0x00A1, ACPI_ALWAYS_ILLEGAL}, 100 {"PIC1", 0x00A0, 0x00A1, ACPI_ALWAYS_ILLEGAL},
83 {"DMA", 0x00C0, 0x00DF, ACPI_OSI_WIN_XP}, 101 {"IDMA", 0x00C0, 0x00DF, ACPI_OSI_WIN_XP},
84 {"ELCR", 0x04D0, 0x04D1, ACPI_ALWAYS_ILLEGAL}, 102 {"ELCR", 0x04D0, 0x04D1, ACPI_ALWAYS_ILLEGAL},
85 {"PCI", 0x0CF8, 0x0D00, ACPI_OSI_WIN_XP} 103 {"PCI", 0x0CF8, 0x0D00, ACPI_OSI_WIN_XP}
86}; 104};