diff options
| author | Zhang Wei <wei.zhang@freescale.com> | 2008-03-18 21:45:00 -0400 |
|---|---|---|
| committer | Dan Williams <dan.j.williams@intel.com> | 2008-03-18 20:00:59 -0400 |
| commit | f79abb627f033c85a6088231f20c85bc4a9bd757 (patch) | |
| tree | 151538a3a33026ae516606240a13404d1f1e7037 /crypto/async_tx | |
| parent | f920bb6f5fe21047e669381fe4dd346f6a9d3562 (diff) | |
fsldma: Fix the DMA halt when using DMA_INTERRUPT async_tx transfer.
The DMA_INTERRUPT async_tx is a NULL transfer, thus the BCR(count register)
is 0. When the transfer started with a byte count of zero, the DMA
controller will triger a PE(programming error) event and halt, not a normal
interrupt. I add special codes for PE event and DMA_INTERRUPT
async_tx testing.
Signed-off-by: Zhang Wei <wei.zhang@freescale.com>
Signed-off-by: Andrew Morton <akpm@linux-foundation.org>
Signed-off-by: Dan Williams <dan.j.williams@intel.com>
Diffstat (limited to 'crypto/async_tx')
0 files changed, 0 insertions, 0 deletions