aboutsummaryrefslogtreecommitdiffstats
path: root/arch
diff options
context:
space:
mode:
authorDale Farnsworth <dale@farnsworth.org>2008-04-07 18:08:06 -0400
committerPaul Mackerras <paulus@samba.org>2008-04-15 07:21:23 -0400
commitfb9d93de6049922c4d46cc2dc9d2eeec07369e7f (patch)
treee65866da11be1cc952e9230e2ab3078c4b84344b /arch
parentd528be50c616ff2b1f2259589730608a1d348d63 (diff)
[POWERPC] prpmc2800: Fix frequencies in prpmc2800.dts
After the conversion to dts v1 format, seeing the frequencies in decimal made it obvious that some of them had been incorrectly truncated. This fixes them. Note that the PCI frequency comes from a different source and is documented as 66MHz, so it was left at 66000000. Signed-off-by: Dale Farnsworth <dale@farnsworth.org> Acked-by: Mark A. Greer <mgreer@mvista.com> Signed-off-by: Paul Mackerras <paulus@samba.org>
Diffstat (limited to 'arch')
-rw-r--r--arch/powerpc/boot/dts/prpmc2800.dts6
1 files changed, 3 insertions, 3 deletions
diff --git a/arch/powerpc/boot/dts/prpmc2800.dts b/arch/powerpc/boot/dts/prpmc2800.dts
index b96b400dc3bd..822aac7e5bbd 100644
--- a/arch/powerpc/boot/dts/prpmc2800.dts
+++ b/arch/powerpc/boot/dts/prpmc2800.dts
@@ -27,7 +27,7 @@
27 PowerPC,7447 { 27 PowerPC,7447 {
28 device_type = "cpu"; 28 device_type = "cpu";
29 reg = <0>; 29 reg = <0>;
30 clock-frequency = <733000000>; /* Default */ 30 clock-frequency = <733333333>; /* Default */
31 bus-frequency = <133333333>; 31 bus-frequency = <133333333>;
32 timebase-frequency = <33333333>; 32 timebase-frequency = <33333333>;
33 i-cache-line-size = <32>; 33 i-cache-line-size = <32>;
@@ -137,7 +137,7 @@
137 compatible = "marvell,mv64x60-brg"; 137 compatible = "marvell,mv64x60-brg";
138 reg = <0xb200 0x8>; 138 reg = <0xb200 0x8>;
139 clock-src = <8>; 139 clock-src = <8>;
140 clock-frequency = <133000000>; 140 clock-frequency = <133333333>;
141 current-speed = <9600>; 141 current-speed = <9600>;
142 bcr = <0>; 142 bcr = <0>;
143 }; 143 };
@@ -146,7 +146,7 @@
146 compatible = "marvell,mv64x60-brg"; 146 compatible = "marvell,mv64x60-brg";
147 reg = <0xb208 0x8>; 147 reg = <0xb208 0x8>;
148 clock-src = <8>; 148 clock-src = <8>;
149 clock-frequency = <133000000>; 149 clock-frequency = <133333333>;
150 current-speed = <9600>; 150 current-speed = <9600>;
151 bcr = <0>; 151 bcr = <0>;
152 }; 152 };