diff options
author | Soren Brinkmann <soren.brinkmann@xilinx.com> | 2014-09-02 17:19:08 -0400 |
---|---|---|
committer | Michal Simek <michal.simek@xilinx.com> | 2014-09-16 06:55:06 -0400 |
commit | 36ad5ae6dea7ae6abbb7bdf25078e7d1dabcecad (patch) | |
tree | 92749ae268e4de6a8942de1d7ef1f5f28d2c4fd7 /arch | |
parent | c07c8b007732dacafd4ba9cda04ea9b9d0e8ec7d (diff) |
ARM: zynq: DT: Add DDRC node
Add the DDR controller to the Zynq devicetree.
Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com>
Acked-by: Daniel Lezcano <daniel.lezcano@linaro.org>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Diffstat (limited to 'arch')
-rw-r--r-- | arch/arm/boot/dts/zynq-7000.dtsi | 5 |
1 files changed, 5 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/zynq-7000.dtsi b/arch/arm/boot/dts/zynq-7000.dtsi index 6cc83d4c6c76..587cadcf7001 100644 --- a/arch/arm/boot/dts/zynq-7000.dtsi +++ b/arch/arm/boot/dts/zynq-7000.dtsi | |||
@@ -146,6 +146,11 @@ | |||
146 | cache-level = <2>; | 146 | cache-level = <2>; |
147 | }; | 147 | }; |
148 | 148 | ||
149 | memory-controller@f8006000 { | ||
150 | compatible = "xlnx,zynq-ddrc-a05"; | ||
151 | reg = <0xf8006000 0x1000>; | ||
152 | } ; | ||
153 | |||
149 | uart0: serial@e0000000 { | 154 | uart0: serial@e0000000 { |
150 | compatible = "xlnx,xuartps", "cdns,uart-r1p8"; | 155 | compatible = "xlnx,xuartps", "cdns,uart-r1p8"; |
151 | status = "disabled"; | 156 | status = "disabled"; |