aboutsummaryrefslogtreecommitdiffstats
path: root/arch
diff options
context:
space:
mode:
authorBen Dooks <ben-linux@fluff.org>2007-05-20 12:17:32 -0400
committerRussell King <rmk+kernel@arm.linux.org.uk>2007-05-20 14:37:06 -0400
commit67364334681503655fbff6c2f2dacfb17f04cadc (patch)
tree2a5d70f5dbafc1fdaab9de7bd60b1eaffa141d9f /arch
parent333a42e1f4c5c5c2ed7c652254c35b9e98d5c789 (diff)
[ARM] 4396/1: S3C2443: Add missing HCLK clocks
Add the clocks missing form HCLKCON back into the set of clocks being registered at initalisation time. Signed-off-by: Ben Dooks <ben-linux@fluff.org> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
Diffstat (limited to 'arch')
-rw-r--r--arch/arm/mach-s3c2443/clock.c22
1 files changed, 21 insertions, 1 deletions
diff --git a/arch/arm/mach-s3c2443/clock.c b/arch/arm/mach-s3c2443/clock.c
index 0b6e360aeae7..5955efb5de8d 100644
--- a/arch/arm/mach-s3c2443/clock.c
+++ b/arch/arm/mach-s3c2443/clock.c
@@ -747,6 +747,25 @@ static struct clk init_clocks[] = {
747 .enable = s3c2443_clkcon_enable_h, 747 .enable = s3c2443_clkcon_enable_h,
748 .ctrlbit = S3C2443_HCLKCON_USBD, 748 .ctrlbit = S3C2443_HCLKCON_USBD,
749 }, { 749 }, {
750 .name = "hsmmc",
751 .id = -1,
752 .parent = &clk_h,
753 .enable = s3c2443_clkcon_enable_h,
754 .ctrlbit = S3C2443_HCLKCON_HSMMC,
755 }, {
756 .name = "cfc",
757 .id = -1,
758 .parent = &clk_h,
759 .enable = s3c2443_clkcon_enable_h,
760 .ctrlbit = S3C2443_HCLKCON_CFC,
761 .ctrlbit = S3C2443_HCLKCON_HSMMC,
762 }, {
763 .name = "ssmc",
764 .id = -1,
765 .parent = &clk_h,
766 .enable = s3c2443_clkcon_enable_h,
767 .ctrlbit = S3C2443_HCLKCON_SSMC,
768 }, {
750 .name = "timers", 769 .name = "timers",
751 .id = -1, 770 .id = -1,
752 .parent = &clk_p, 771 .parent = &clk_p,
@@ -791,7 +810,8 @@ static struct clk init_clocks[] = {
791 .name = "usb-bus-host", 810 .name = "usb-bus-host",
792 .id = -1, 811 .id = -1,
793 .parent = &clk_usb_bus_host, 812 .parent = &clk_usb_bus_host,
794 }, { .name = "ac97", 813 }, {
814 .name = "ac97",
795 .id = -1, 815 .id = -1,
796 .parent = &clk_p, 816 .parent = &clk_p,
797 .ctrlbit = S3C2443_PCLKCON_AC97, 817 .ctrlbit = S3C2443_PCLKCON_AC97,