aboutsummaryrefslogtreecommitdiffstats
path: root/arch
diff options
context:
space:
mode:
authorRalf Baechle <ralf@linux-mips.org>2006-06-19 16:56:25 -0400
committerRalf Baechle <ralf@linux-mips.org>2006-06-29 16:10:54 -0400
commitbeab375a48f0cd90eb08f04e2c1dad67b9e6d3f8 (patch)
treea95bf7f73a177a2590547a54759319fad758ecec /arch
parent92c7b62fd1a6898fbfaf1db790ba4e70e90f39d2 (diff)
[MIPS] Treat CPUs with AR bit as physically indexed.
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch')
-rw-r--r--arch/mips/mm/c-r4k.c11
1 files changed, 8 insertions, 3 deletions
diff --git a/arch/mips/mm/c-r4k.c b/arch/mips/mm/c-r4k.c
index a78355a44c41..33b1451a365d 100644
--- a/arch/mips/mm/c-r4k.c
+++ b/arch/mips/mm/c-r4k.c
@@ -1009,10 +1009,15 @@ static void __init probe_pcache(void)
1009 break; 1009 break;
1010 case CPU_24K: 1010 case CPU_24K:
1011 case CPU_34K: 1011 case CPU_34K:
1012 if (!(read_c0_config7() & (1 << 16))) 1012 if ((read_c0_config7() & (1 << 16))) {
1013 /* effectively physically indexed dcache,
1014 thus no virtual aliases. */
1015 c->dcache.flags |= MIPS_CACHE_PINDEX;
1016 break;
1017 }
1013 default: 1018 default:
1014 if (c->dcache.waysize > PAGE_SIZE) 1019 if (c->dcache.waysize > PAGE_SIZE)
1015 c->dcache.flags |= MIPS_CACHE_ALIASES; 1020 c->dcache.flags |= MIPS_CACHE_ALIASES;
1016 } 1021 }
1017 1022
1018 switch (c->cputype) { 1023 switch (c->cputype) {