aboutsummaryrefslogtreecommitdiffstats
path: root/arch/x86/Kconfig
diff options
context:
space:
mode:
authorLinus Torvalds <torvalds@linux-foundation.org>2009-12-08 16:34:17 -0500
committerLinus Torvalds <torvalds@linux-foundation.org>2009-12-08 16:34:17 -0500
commitb391738bd1c708fe85592410c6a7c9752689481d (patch)
treee4a27d1b98725dcc42eae65f72a9ac4375420faa /arch/x86/Kconfig
parente33c01972239fee4696679ae5f7d1f340f424999 (diff)
parent2fb8f4e6a83dcaec15c1dd0ee8a6f618e7ece7f0 (diff)
Merge branch 'x86-pat-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/linux-2.6-tip
* 'x86-pat-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/linux-2.6-tip: x86: pat: Remove ioremap_default() x86: pat: Clean up req_type special case for reserve_memtype() x86: Relegate CONFIG_PAT and CONFIG_MTRR configurability to EMBEDDED
Diffstat (limited to 'arch/x86/Kconfig')
-rw-r--r--arch/x86/Kconfig7
1 files changed, 5 insertions, 2 deletions
diff --git a/arch/x86/Kconfig b/arch/x86/Kconfig
index 1b2182b4d5c8..a6cb3c32a1d3 100644
--- a/arch/x86/Kconfig
+++ b/arch/x86/Kconfig
@@ -1332,7 +1332,9 @@ config MATH_EMULATION
1332 kernel, it won't hurt. 1332 kernel, it won't hurt.
1333 1333
1334config MTRR 1334config MTRR
1335 bool "MTRR (Memory Type Range Register) support" 1335 bool
1336 default y
1337 prompt "MTRR (Memory Type Range Register) support" if EMBEDDED
1336 ---help--- 1338 ---help---
1337 On Intel P6 family processors (Pentium Pro, Pentium II and later) 1339 On Intel P6 family processors (Pentium Pro, Pentium II and later)
1338 the Memory Type Range Registers (MTRRs) may be used to control 1340 the Memory Type Range Registers (MTRRs) may be used to control
@@ -1398,7 +1400,8 @@ config MTRR_SANITIZER_SPARE_REG_NR_DEFAULT
1398 1400
1399config X86_PAT 1401config X86_PAT
1400 bool 1402 bool
1401 prompt "x86 PAT support" 1403 default y
1404 prompt "x86 PAT support" if EMBEDDED
1402 depends on MTRR 1405 depends on MTRR
1403 ---help--- 1406 ---help---
1404 Use PAT attributes to setup page level cache control. 1407 Use PAT attributes to setup page level cache control.