aboutsummaryrefslogtreecommitdiffstats
path: root/arch/sparc64/kernel/pci_impl.h
diff options
context:
space:
mode:
authorDavid S. Miller <davem@davemloft.net>2008-09-10 02:54:02 -0400
committerDavid S. Miller <davem@davemloft.net>2008-09-11 02:07:41 -0400
commitd3ae4b5bc7186a53731d35187ad4ba3bca147cf6 (patch)
tree53fbab0e70a170a3f6576e44e0b65fdbffe33258 /arch/sparc64/kernel/pci_impl.h
parentab138c031f72f6d030afa1a06a3a537e85ae843e (diff)
sparc64: Get rid of pci_controller_info.
It is just used as a parent to encapsulate two PBM objects. But that layout is only really relevant and necessary for psycho PCI controllers, which unlike all the others share a single IOMMU instance between sibling PCI busses. Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'arch/sparc64/kernel/pci_impl.h')
-rw-r--r--arch/sparc64/kernel/pci_impl.h16
1 files changed, 5 insertions, 11 deletions
diff --git a/arch/sparc64/kernel/pci_impl.h b/arch/sparc64/kernel/pci_impl.h
index 4125f7513c69..4937ce903a88 100644
--- a/arch/sparc64/kernel/pci_impl.h
+++ b/arch/sparc64/kernel/pci_impl.h
@@ -56,15 +56,11 @@ struct sparc64_msiq_cookie {
56}; 56};
57#endif 57#endif
58 58
59struct pci_controller_info;
60
61struct pci_pbm_info { 59struct pci_pbm_info {
62 struct pci_pbm_info *next; 60 struct pci_pbm_info *next;
61 struct pci_pbm_info *sibling;
63 int index; 62 int index;
64 63
65 /* PCI controller we sit under. */
66 struct pci_controller_info *parent;
67
68 /* Physical address base of controller registers. */ 64 /* Physical address base of controller registers. */
69 unsigned long controller_regs; 65 unsigned long controller_regs;
70 66
@@ -107,6 +103,10 @@ struct pci_pbm_info {
107 /* This will be 12 on PCI-E controllers, 8 elsewhere. */ 103 /* This will be 12 on PCI-E controllers, 8 elsewhere. */
108 unsigned long config_space_reg_bits; 104 unsigned long config_space_reg_bits;
109 105
106 unsigned long pci_afsr;
107 unsigned long pci_afar;
108 unsigned long pci_csr;
109
110 /* State of 66MHz capabilities on this PBM. */ 110 /* State of 66MHz capabilities on this PBM. */
111 int is_66mhz_capable; 111 int is_66mhz_capable;
112 int all_devs_66mhz; 112 int all_devs_66mhz;
@@ -151,12 +151,6 @@ struct pci_pbm_info {
151 int numa_node; 151 int numa_node;
152}; 152};
153 153
154struct pci_controller_info {
155 /* The PCI bus modules controlled by us. */
156 struct pci_pbm_info pbm_A;
157 struct pci_pbm_info pbm_B;
158};
159
160extern struct pci_pbm_info *pci_pbm_root; 154extern struct pci_pbm_info *pci_pbm_root;
161 155
162extern int pci_num_pbms; 156extern int pci_num_pbms;