aboutsummaryrefslogtreecommitdiffstats
path: root/arch/sh/include
diff options
context:
space:
mode:
authorPaul Mundt <lethal@linux-sh.org>2009-08-14 23:53:39 -0400
committerPaul Mundt <lethal@linux-sh.org>2009-08-14 23:53:39 -0400
commit0d051d90bb08b516b9d6c30d25f83d3c6b5b1c1d (patch)
treeeb4a84153cf9b7f3b6d7814e7ad61644fff75097 /arch/sh/include
parent79f1c9da5e5fc5f4705836d8c1cee2213fc80640 (diff)
sh: Convert SH7705 extended mode to new cacheflush interface.
Signed-off-by: Paul Mundt <lethal@linux-sh.org>
Diffstat (limited to 'arch/sh/include')
-rw-r--r--arch/sh/include/cpu-sh3/cpu/cacheflush.h35
1 files changed, 0 insertions, 35 deletions
diff --git a/arch/sh/include/cpu-sh3/cpu/cacheflush.h b/arch/sh/include/cpu-sh3/cpu/cacheflush.h
deleted file mode 100644
index 0f5cf5460d05..000000000000
--- a/arch/sh/include/cpu-sh3/cpu/cacheflush.h
+++ /dev/null
@@ -1,35 +0,0 @@
1/*
2 * include/asm-sh/cpu-sh3/cacheflush.h
3 *
4 * Copyright (C) 1999 Niibe Yutaka
5 *
6 * This file is subject to the terms and conditions of the GNU General Public
7 * License. See the file "COPYING" in the main directory of this archive
8 * for more details.
9 */
10#ifndef __ASM_CPU_SH3_CACHEFLUSH_H
11#define __ASM_CPU_SH3_CACHEFLUSH_H
12
13#if defined(CONFIG_SH7705_CACHE_32KB)
14/* SH7705 is an SH3 processor with 32KB cache. This has alias issues like the
15 * SH4. Unlike the SH4 this is a unified cache so we need to do some work
16 * in mmap when 'exec'ing a new binary
17 */
18void flush_cache_all(void);
19void flush_cache_mm(struct mm_struct *mm);
20#define flush_cache_dup_mm(mm) flush_cache_mm(mm)
21void flush_cache_range(struct vm_area_struct *vma, unsigned long start,
22 unsigned long end);
23void flush_cache_page(struct vm_area_struct *vma, unsigned long addr, unsigned long pfn);
24void flush_dcache_page(struct page *pg);
25void flush_icache_range(unsigned long start, unsigned long end);
26void flush_icache_page(struct vm_area_struct *vma, struct page *page);
27
28/* SH3 has unified cache so no special action needed here */
29#define flush_cache_sigtramp(vaddr) do { } while (0)
30
31#else
32#include <cpu-common/cpu/cacheflush.h>
33#endif
34
35#endif /* __ASM_CPU_SH3_CACHEFLUSH_H */