diff options
author | Paul Mundt <lethal@linux-sh.org> | 2009-04-17 04:21:36 -0400 |
---|---|---|
committer | Paul Mundt <lethal@linux-sh.org> | 2009-04-17 04:21:36 -0400 |
commit | 4c7a47de897e89c25a40e228ac5319cbac7257fe (patch) | |
tree | c5fe696011112d42f3ae279de4b679e7d4d140fa /arch/sh/boards | |
parent | ab1363a8929f32cc163cd3f50ca72f20d901b00c (diff) |
sh: pci: Kill off platform-specific multi-window mappings.
Commit 68b42d1b548be1840aff7122fdebeb804daf0fa3 ("sh: sh7785lcr: Map
whole PCI address space.") changed around the semantics of how various
chip-selects are made accessible to PCI. Now that there is a single
large mapping covering from CS0-CS6, there is no longer any need to
do multi-window mapping. Subsequently, all of the differing
implementations can be consolidated in to pci-sh7780.
Signed-off-by: Paul Mundt <lethal@linux-sh.org>
Diffstat (limited to 'arch/sh/boards')
-rw-r--r-- | arch/sh/boards/mach-se/7780/irq.c | 17 |
1 files changed, 17 insertions, 0 deletions
diff --git a/arch/sh/boards/mach-se/7780/irq.c b/arch/sh/boards/mach-se/7780/irq.c index 44b61a597a15..b8d43b638fcf 100644 --- a/arch/sh/boards/mach-se/7780/irq.c +++ b/arch/sh/boards/mach-se/7780/irq.c | |||
@@ -49,4 +49,21 @@ void __init init_se7780_IRQ(void) | |||
49 | 49 | ||
50 | /* ICR1: detect low level(for 2ndcut) */ | 50 | /* ICR1: detect low level(for 2ndcut) */ |
51 | ctrl_outl(0xAAAA0000, INTC_ICR1); | 51 | ctrl_outl(0xAAAA0000, INTC_ICR1); |
52 | |||
53 | /* | ||
54 | * FPGA PCISEL register initialize | ||
55 | * | ||
56 | * CPU || SLOT1 | SLOT2 | S-ATA | USB | ||
57 | * ------------------------------------- | ||
58 | * INTA || INTA | INTD | -- | INTB | ||
59 | * ------------------------------------- | ||
60 | * INTB || INTB | INTA | -- | INTC | ||
61 | * ------------------------------------- | ||
62 | * INTC || INTC | INTB | INTA | -- | ||
63 | * ------------------------------------- | ||
64 | * INTD || INTD | INTC | -- | INTA | ||
65 | * ------------------------------------- | ||
66 | */ | ||
67 | ctrl_outw(0x0013, FPGA_PCI_INTSEL1); | ||
68 | ctrl_outw(0xE402, FPGA_PCI_INTSEL2); | ||
52 | } | 69 | } |