Linux-2.6.12-rc2v2.6.12-rc2

Initial git repository build. I'm not bothering with the full history,
even though we have it. We can create a separate "historical" git
archive of that later if we want to, and in the meantime it's about
3.2GB when imported into git - space that would just make the early
git days unnecessarily complicated, when we don't have a lot of good
infrastructure for it.

Let it rip!

1 files changed, 119 insertions, 0 deletions

diff --git a/arch/ppc/platforms/rpxclassic.h b/arch/ppc/platforms/rpxclassic.h
new file mode 100644
index 000000000000..6daa109491c4
--- /dev/null
+++ b/arch/ppc/platforms/rpxclassic.h
@@ -0,0 +1,119 @@
+/*
+ * A collection of structures, addresses, and values associated with
+ * the RPCG RPX-Classic board.  Copied from the RPX-Lite stuff.
+ *
+ * Copyright (c) 1998 Dan Malek (dmalek@jlc.net)
+ */
+#ifdef __KERNEL__
+#ifndef __MACH_RPX_DEFS
+#define __MACH_RPX_DEFS
+
+#include <linux/config.h>
+
+#ifndef __ASSEMBLY__
+/* A Board Information structure that is given to a program when
+ * prom starts it up.
+ */
+typedef struct bd_info {
+        unsigned int    bi_memstart;    /* Memory start address */
+        unsigned int    bi_memsize;     /* Memory (end) size in bytes */
+        unsigned int    bi_intfreq;     /* Internal Freq, in Hz */
+        unsigned int    bi_busfreq;     /* Bus Freq, in Hz */
+        unsigned char   bi_enetaddr[6];
+        unsigned int    bi_baudrate;
+} bd_t;
+
+extern bd_t m8xx_board_info;
+
+/* Memory map is configured by the PROM startup.
+ * We just map a few things we need.  The CSR is actually 4 byte-wide
+ * registers that can be accessed as 8-, 16-, or 32-bit values.
+ */
+#define PCI_ISA_IO_ADDR         ((unsigned)0x80000000)
+#define PCI_ISA_IO_SIZE         ((uint)(512 * 1024 * 1024))
+#define PCI_ISA_MEM_ADDR        ((unsigned)0xc0000000)
+#define PCI_ISA_MEM_SIZE        ((uint)(512 * 1024 * 1024))
+#define RPX_CSR_ADDR            ((uint)0xfa400000)
+#define RPX_CSR_SIZE            ((uint)(4 * 1024))
+#define IMAP_ADDR               ((uint)0xfa200000)
+#define IMAP_SIZE               ((uint)(64 * 1024))
+#define PCI_CSR_ADDR            ((uint)0x80000000)
+#define PCI_CSR_SIZE            ((uint)(64 * 1024))
+#define PCMCIA_MEM_ADDR         ((uint)0xe0000000)
+#define PCMCIA_MEM_SIZE         ((uint)(64 * 1024))
+#define PCMCIA_IO_ADDR          ((uint)0xe4000000)
+#define PCMCIA_IO_SIZE          ((uint)(4 * 1024))
+#define PCMCIA_ATTRB_ADDR       ((uint)0xe8000000)
+#define PCMCIA_ATTRB_SIZE       ((uint)(4 * 1024))
+
+/* Things of interest in the CSR.
+*/
+#define BCSR0_ETHEN             ((uint)0x80000000)
+#define BCSR0_ETHLPBK           ((uint)0x40000000)
+#define BCSR0_COLTESTDIS        ((uint)0x20000000)
+#define BCSR0_FULLDPLXDIS       ((uint)0x10000000)
+#define BCSR0_ENFLSHSEL         ((uint)0x04000000)
+#define BCSR0_FLASH_SEL         ((uint)0x02000000)
+#define BCSR0_ENMONXCVR         ((uint)0x01000000)
+
+#define BCSR0_PCMCIAVOLT        ((uint)0x000f0000)      /* CLLF */
+#define BCSR0_PCMCIA3VOLT       ((uint)0x000a0000)      /* CLLF */
+#define BCSR0_PCMCIA5VOLT       ((uint)0x00060000)      /* CLLF */
+
+#define BCSR1_IPB5SEL           ((uint)0x00100000)
+#define BCSR1_PCVCTL4           ((uint)0x00080000)
+#define BCSR1_PCVCTL5           ((uint)0x00040000)
+#define BCSR1_PCVCTL6           ((uint)0x00020000)
+#define BCSR1_PCVCTL7           ((uint)0x00010000)
+
+#define BCSR2_EN232XCVR         ((uint)0x00008000)
+#define BCSR2_QSPACESEL         ((uint)0x00004000)
+#define BCSR2_FETHLEDMODE       ((uint)0x00000800)      /* CLLF */
+
+#if defined(CONFIG_HTDMSOUND)
+#include <platforms/rpxhiox.h>
+#endif
+
+/* define IO_BASE for pcmcia, CLLF only */
+#if !defined(CONFIG_PCI)
+#define _IO_BASE 0x80000000
+#define _IO_BASE_SIZE 0x1000
+
+/* for pcmcia sandisk */
+#ifdef CONFIG_IDE
+# define MAX_HWIFS 1
+#endif
+#endif
+
+/* Interrupt level assignments.
+*/
+#define FEC_INTERRUPT   SIU_LEVEL1      /* FEC interrupt */
+
+
+/* CPM Ethernet through SCCx.
+ *
+ * Bits in parallel I/O port registers that have to be set/cleared
+ * to configure the pins for SCC1 use.
+ */
+#define PA_ENET_RXD     ((ushort)0x0001)
+#define PA_ENET_TXD     ((ushort)0x0002)
+#define PA_ENET_TCLK    ((ushort)0x0200)
+#define PA_ENET_RCLK    ((ushort)0x0800)
+#define PB_ENET_TENA    ((uint)0x00001000)
+#define PC_ENET_CLSN    ((ushort)0x0010)
+#define PC_ENET_RENA    ((ushort)0x0020)
+
+/* Control bits in the SICR to route TCLK (CLK2) and RCLK (CLK4) to
+ * SCC1.  Also, make sure GR1 (bit 24) and SC1 (bit 25) are zero.
+ */
+#define SICR_ENET_MASK  ((uint)0x000000ff)
+#define SICR_ENET_CLKRT ((uint)0x0000003d)
+
+/* We don't use the 8259.
+*/
+
+#define NR_8259_INTS    0
+
+#endif /* !__ASSEMBLY__ */
+#endif /* __MACH_RPX_DEFS */
+#endif /* __KERNEL__ */