crypto: caam - Add support for the Freescale SEC4/CAAM

The SEC4 supercedes the SEC2.x/3.x as Freescale's
Integrated Security Engine.  Its programming model is
incompatible with all prior versions of the SEC (talitos).

The SEC4 is also known as the Cryptographic Accelerator
and Assurance Module (CAAM); this driver is named caam.

This initial submission does not include support for Data Path
mode operation - AEAD descriptors are submitted via the job
ring interface, while the Queue Interface (QI) is enabled
for use by others.  Only AEAD algorithms are implemented
at this time, for use with IPsec.

Many thanks to the Freescale STC team for their contributions
to this driver.

Signed-off-by: Steve Cornelius <sec@pobox.com>
Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>

1 files changed, 94 insertions, 1 deletions

diff --git a/arch/powerpc/boot/dts/p4080ds.dts b/arch/powerpc/boot/dts/p4080ds.dts
index 5b7fc29dd6cf..c78e80155019 100644
--- a/arch/powerpc/boot/dts/p4080ds.dts
+++ b/arch/powerpc/boot/dts/p4080ds.dts
@@ -1,7 +1,7 @@
 /*
  * P4080DS Device Tree Source
  *
- * Copyright 2009 Freescale Semiconductor Inc.
+ * Copyright 2009-2011 Freescale Semiconductor Inc.
  *
  * This program is free software; you can redistribute  it and/or modify it
  * under  the terms of  the GNU General  Public License as published by the
@@ -33,6 +33,17 @@
                 dma1 = &dma1;
                 sdhc = &sdhc;
 
+                crypto = &crypto;
+                sec_jr0 = &sec_jr0;
+                sec_jr1 = &sec_jr1;
+                sec_jr2 = &sec_jr2;
+                sec_jr3 = &sec_jr3;
+                rtic_a = &rtic_a;
+                rtic_b = &rtic_b;
+                rtic_c = &rtic_c;
+                rtic_d = &rtic_d;
+                sec_mon = &sec_mon;
+
                 rio0 = &rapidio0;
         };
 
@@ -410,6 +421,88 @@
                         dr_mode = "host";
                         phy_type = "ulpi";
                 };
+
+                crypto: crypto@300000 {
+                        compatible = "fsl,p4080-sec4.0", "fsl,sec4.0";
+                        #address-cells = <1>;
+                        #size-cells = <1>;
+                        reg = <0x300000 0x10000>;
+                        ranges = <0 0x300000 0x10000>;
+                        interrupt-parent = <&mpic>;
+                        interrupts = <92 2>;
+
+                        sec_jr0: jr@1000 {
+                                compatible = "fsl,p4080-sec4.0-job-ring",
+                                             "fsl,sec4.0-job-ring";
+                                reg = <0x1000 0x1000>;
+                                interrupt-parent = <&mpic>;
+                                interrupts = <88 2>;
+                        };
+
+                        sec_jr1: jr@2000 {
+                                compatible = "fsl,p4080-sec4.0-job-ring",
+                                             "fsl,sec4.0-job-ring";
+                                reg = <0x2000 0x1000>;
+                                interrupt-parent = <&mpic>;
+                                interrupts = <89 2>;
+                        };
+
+                        sec_jr2: jr@3000 {
+                                compatible = "fsl,p4080-sec4.0-job-ring",
+                                             "fsl,sec4.0-job-ring";
+                                reg = <0x3000 0x1000>;
+                                interrupt-parent = <&mpic>;
+                                interrupts = <90 2>;
+                        };
+
+                        sec_jr3: jr@4000 {
+                                compatible = "fsl,p4080-sec4.0-job-ring",
+                                             "fsl,sec4.0-job-ring";
+                                reg = <0x4000 0x1000>;
+                                interrupt-parent = <&mpic>;
+                                interrupts = <91 2>;
+                        };
+
+                        rtic@6000 {
+                                compatible = "fsl,p4080-sec4.0-rtic",
+                                             "fsl,sec4.0-rtic";
+                                #address-cells = <1>;
+                                #size-cells = <1>;
+                                reg = <0x6000 0x100>;
+                                ranges = <0x0 0x6100 0xe00>;
+
+                                rtic_a: rtic-a@0 {
+                                        compatible = "fsl,p4080-sec4.0-rtic-memory",
+                                                     "fsl,sec4.0-rtic-memory";
+                                        reg = <0x00 0x20 0x100 0x80>;
+                                };
+
+                                rtic_b: rtic-b@20 {
+                                        compatible = "fsl,p4080-sec4.0-rtic-memory",
+                                                     "fsl,sec4.0-rtic-memory";
+                                        reg = <0x20 0x20 0x200 0x80>;
+                                };
+
+                                rtic_c: rtic-c@40 {
+                                        compatible = "fsl,p4080-sec4.0-rtic-memory",
+                                                     "fsl,sec4.0-rtic-memory";
+                                        reg = <0x40 0x20 0x300 0x80>;
+                                };
+
+                                rtic_d: rtic-d@60 {
+                                        compatible = "fsl,p4080-sec4.0-rtic-memory",
+                                                     "fsl,sec4.0-rtic-memory";
+                                        reg = <0x60 0x20 0x500 0x80>;
+                                };
+                        };
+                };
+
+                sec_mon: sec_mon@314000 {
+                        compatible = "fsl,p4080-sec4.0-mon", "fsl,sec4.0-mon";
+                        reg = <0x314000 0x1000>;
+                        interrupt-parent = <&mpic>;
+                        interrupts = <93 2>;
+                };
         };
 
         rapidio0: rapidio@ffe0c0000 {