aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips
diff options
context:
space:
mode:
authorMasanari Iida <standby24x7@gmail.com>2012-11-22 11:05:13 -0500
committerRalf Baechle <ralf@linux-mips.org>2012-12-13 12:15:23 -0500
commitd08be0dbe80d03dc132e017167795696f021b5a5 (patch)
tree9f2887832b253be28c5ceb4ae235f96b8bf26063 /arch/mips
parent0e2794b0b72f38d0dd5aa8474e22b1fe56fb8bd1 (diff)
MIPS: Lantiq: Fix typo in "endianness" in dma.c
Correct spelling typo ENDIANESS to ENDIANNESS in arc/mips/lantiq/xway/dma.c Signed-off-by: Masanari Iida <standby24x7@gmail.com> Cc: trivial@kernel.org Cc: linux-kernel@vger.kernel.org Patchwork: https://patchwork.linux-mips.org/patch/4613/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch/mips')
-rw-r--r--arch/mips/lantiq/xway/dma.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/arch/mips/lantiq/xway/dma.c b/arch/mips/lantiq/xway/dma.c
index 55d2c4fa4714..0f7228d350d5 100644
--- a/arch/mips/lantiq/xway/dma.c
+++ b/arch/mips/lantiq/xway/dma.c
@@ -48,7 +48,7 @@
48#define DMA_CLK_DIV4 BIT(6) /* polling clock divider */ 48#define DMA_CLK_DIV4 BIT(6) /* polling clock divider */
49#define DMA_2W_BURST BIT(1) /* 2 word burst length */ 49#define DMA_2W_BURST BIT(1) /* 2 word burst length */
50#define DMA_MAX_CHANNEL 20 /* the soc has 20 channels */ 50#define DMA_MAX_CHANNEL 20 /* the soc has 20 channels */
51#define DMA_ETOP_ENDIANESS (0xf << 8) /* endianess swap etop channels */ 51#define DMA_ETOP_ENDIANNESS (0xf << 8) /* endianness swap etop channels */
52#define DMA_WEIGHT (BIT(17) | BIT(16)) /* default channel wheight */ 52#define DMA_WEIGHT (BIT(17) | BIT(16)) /* default channel wheight */
53 53
54#define ltq_dma_r32(x) ltq_r32(ltq_dma_membase + (x)) 54#define ltq_dma_r32(x) ltq_r32(ltq_dma_membase + (x))
@@ -191,10 +191,10 @@ ltq_dma_init_port(int p)
191 switch (p) { 191 switch (p) {
192 case DMA_PORT_ETOP: 192 case DMA_PORT_ETOP:
193 /* 193 /*
194 * Tell the DMA engine to swap the endianess of data frames and 194 * Tell the DMA engine to swap the endianness of data frames and
195 * drop packets if the channel arbitration fails. 195 * drop packets if the channel arbitration fails.
196 */ 196 */
197 ltq_dma_w32_mask(0, DMA_ETOP_ENDIANESS | DMA_PDEN, 197 ltq_dma_w32_mask(0, DMA_ETOP_ENDIANNESS | DMA_PDEN,
198 LTQ_DMA_PCTRL); 198 LTQ_DMA_PCTRL);
199 break; 199 break;
200 200