aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/pmc-sierra
diff options
context:
space:
mode:
authorFlorian Fainelli <florian@openwrt.org>2009-04-27 10:59:48 -0400
committerRalf Baechle <ralf@linux-mips.org>2009-08-03 12:52:42 -0400
commit4824f20c8b3adcbc5067c1bdd88408ee68da6bb2 (patch)
tree923d9c64f4077429f90efec993b1f88f36d54437 /arch/mips/pmc-sierra
parent0e66fff883ef1b6e4c5031e8add8827cd0e2a195 (diff)
MIPS: MSP71xx: fix build failures on msp_irq_slp.c
Trying to build MSP4200 VoIP defconfig also fails on msp_irq_slp.c with a non-existing reference to mask_slp_irq, which is in turn mask_msp_slp_irq. Passed that, we will also miss a comma when calling set_irq_chip_and_handler. This patch fixes both issues. Signed-off-by: Florian Fainelli <florian@openwrt.org> Acked-by: Shane McDonald <mcdonald.shane@gmail.com> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch/mips/pmc-sierra')
-rw-r--r--arch/mips/pmc-sierra/msp71xx/msp_irq_slp.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/arch/mips/pmc-sierra/msp71xx/msp_irq_slp.c b/arch/mips/pmc-sierra/msp71xx/msp_irq_slp.c
index f5f1b8d2bb9a..66f6f8505e7c 100644
--- a/arch/mips/pmc-sierra/msp71xx/msp_irq_slp.c
+++ b/arch/mips/pmc-sierra/msp71xx/msp_irq_slp.c
@@ -45,7 +45,7 @@ static inline void mask_msp_slp_irq(unsigned int irq)
45 */ 45 */
46static inline void ack_msp_slp_irq(unsigned int irq) 46static inline void ack_msp_slp_irq(unsigned int irq)
47{ 47{
48 mask_slp_irq(irq); 48 mask_msp_slp_irq(irq);
49 49
50 /* 50 /*
51 * only really necessary for 18, 16-14 and sometimes 3:0 (since 51 * only really necessary for 18, 16-14 and sometimes 3:0 (since
@@ -79,7 +79,7 @@ void __init msp_slp_irq_init(void)
79 79
80 /* initialize all the IRQ descriptors */ 80 /* initialize all the IRQ descriptors */
81 for (i = MSP_SLP_INTBASE; i < MSP_PER_INTBASE + 32; i++) 81 for (i = MSP_SLP_INTBASE; i < MSP_PER_INTBASE + 32; i++)
82 set_irq_chip_and_handler(i, &msp_slp_irq_controller 82 set_irq_chip_and_handler(i, &msp_slp_irq_controller,
83 handle_level_irq); 83 handle_level_irq);
84} 84}
85 85