diff options
author | Tim Anderson <tanderson@mvista.com> | 2009-06-17 19:22:53 -0400 |
---|---|---|
committer | Ralf Baechle <ralf@linux-mips.org> | 2009-07-03 10:45:26 -0400 |
commit | 0365070f05f12f1648b4adf22cfb52ec7a8a371c (patch) | |
tree | 029bce65da52745722a473bf663e861157a686a9 /arch/mips/mti-malta | |
parent | a214cef9a5d06894785dca1f967c9c324cc84c17 (diff) |
MIPS: CMP: activate CMP support
Most of the CMP support was added before, this mostly correct compile
problems but adds a platform specific translation for the interrupt number
based on cpu number.
Signed-off-by: Tim Anderson <tanderson@mvista.com>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch/mips/mti-malta')
-rw-r--r-- | arch/mips/mti-malta/malta-int.c | 10 |
1 files changed, 10 insertions, 0 deletions
diff --git a/arch/mips/mti-malta/malta-int.c b/arch/mips/mti-malta/malta-int.c index 4e14972dcfc4..bc0ba58acfd5 100644 --- a/arch/mips/mti-malta/malta-int.c +++ b/arch/mips/mti-malta/malta-int.c | |||
@@ -336,6 +336,16 @@ static int gic_resched_int_base; | |||
336 | static int gic_call_int_base; | 336 | static int gic_call_int_base; |
337 | #define GIC_RESCHED_INT(cpu) (gic_resched_int_base+(cpu)) | 337 | #define GIC_RESCHED_INT(cpu) (gic_resched_int_base+(cpu)) |
338 | #define GIC_CALL_INT(cpu) (gic_call_int_base+(cpu)) | 338 | #define GIC_CALL_INT(cpu) (gic_call_int_base+(cpu)) |
339 | |||
340 | unsigned int plat_ipi_call_int_xlate(unsigned int cpu) | ||
341 | { | ||
342 | return GIC_CALL_INT(cpu); | ||
343 | } | ||
344 | |||
345 | unsigned int plat_ipi_resched_int_xlate(unsigned int cpu) | ||
346 | { | ||
347 | return GIC_RESCHED_INT(cpu); | ||
348 | } | ||
339 | #endif /* CONFIG_MIPS_MT_SMP */ | 349 | #endif /* CONFIG_MIPS_MT_SMP */ |
340 | 350 | ||
341 | static struct irqaction i8259irq = { | 351 | static struct irqaction i8259irq = { |