aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/loongson
diff options
context:
space:
mode:
authorWu Zhangjin <wuzhangjin@gmail.com>2009-10-16 02:17:16 -0400
committerRalf Baechle <ralf@linux-mips.org>2009-12-16 20:57:03 -0500
commitdb54ff246eae5acb6b7dffec2c05e682f91e0f4e (patch)
tree26a8aca93bbdcf68ea57e6c84ec5bf2ce4a1ead1 /arch/mips/loongson
parentf6d4ff02c60e18797279270d09791768e43cd269 (diff)
MIPS: Loongson early_printk: Fix variable type of uart_base
The uart_base variable here is not a physical address, so, we replace it by unsigned char *. Signed-off-by: Wu Zhangjin <wuzhangjin@gmail.com> Cc: Linux-MIPS <linux-mips@linux-mips.org> Cc: yanh@lemote.com Cc: huhb@lemote.com Cc: Zhang Le <r0bertz@gentoo.org> Cc: zhangfx@lemote.com Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch/mips/loongson')
-rw-r--r--arch/mips/loongson/common/early_printk.c10
1 files changed, 5 insertions, 5 deletions
diff --git a/arch/mips/loongson/common/early_printk.c b/arch/mips/loongson/common/early_printk.c
index bc73edc0cfd8..8ec4fb2066ae 100644
--- a/arch/mips/loongson/common/early_printk.c
+++ b/arch/mips/loongson/common/early_printk.c
@@ -1,7 +1,7 @@
1/* early printk support 1/* early printk support
2 * 2 *
3 * Copyright (c) 2009 Philippe Vachon <philippe@cowpig.ca> 3 * Copyright (c) 2009 Philippe Vachon <philippe@cowpig.ca>
4 * Copyright (C) 2009 Lemote Inc. & Insititute of Computing Technology 4 * Copyright (c) 2009 Lemote Inc.
5 * Author: Wu Zhangjin, wuzj@lemote.com 5 * Author: Wu Zhangjin, wuzj@lemote.com
6 * 6 *
7 * This program is free software; you can redistribute it and/or modify it 7 * This program is free software; you can redistribute it and/or modify it
@@ -16,20 +16,20 @@
16 16
17#define PORT(base, offset) (u8 *)(base + offset) 17#define PORT(base, offset) (u8 *)(base + offset)
18 18
19static inline unsigned int serial_in(phys_addr_t base, int offset) 19static inline unsigned int serial_in(unsigned char *base, int offset)
20{ 20{
21 return readb(PORT(base, offset)); 21 return readb(PORT(base, offset));
22} 22}
23 23
24static inline void serial_out(phys_addr_t base, int offset, int value) 24static inline void serial_out(unsigned char *base, int offset, int value)
25{ 25{
26 writeb(value, PORT(base, offset)); 26 writeb(value, PORT(base, offset));
27} 27}
28 28
29void prom_putchar(char c) 29void prom_putchar(char c)
30{ 30{
31 phys_addr_t uart_base = 31 unsigned char *uart_base =
32 (phys_addr_t) ioremap_nocache(LOONGSON_UART_BASE, 8); 32 (unsigned char *) ioremap_nocache(LOONGSON_UART_BASE, 8);
33 33
34 while ((serial_in(uart_base, UART_LSR) & UART_LSR_THRE) == 0) 34 while ((serial_in(uart_base, UART_LSR) & UART_LSR_THRE) == 0)
35 ; 35 ;