Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linus

Pull MIPS update from Ralf Baechle:
 "Cleanups and fixes for breakage that occured earlier during this merge
  phase.  Also a few patches that didn't make the first pull request.
  Of those is the Alchemy work that merges code for many of the SOCs and
  evaluation boards thus among other code shrinkage, reduces the number
  of MIPS defconfigs by 5."

* 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linus: (22 commits)
  MIPS: SNI: Switch RM400 serial to SCCNXP driver
  MIPS: Remove unused empty_bad_pmd_table[] declaration.
  MIPS: MT: Remove kspd.
  MIPS: Malta: Fix section mismatch.
  MIPS: asm-offset.c: Delete unused irq_cpustat_t struct offsets.
  MIPS: Alchemy: Merge PB1100/1500 support into DB1000 code.
  MIPS: Alchemy: merge PB1550 support into DB1550 code
  MIPS: Alchemy: Single kernel for DB1200/1300/1550
  MIPS: Optimize TLB refill for RI/XI configurations.
  MIPS: proc: Cleanup printing of ASEs.
  MIPS: Hardwire detection of DSP ASE Rev 2 for systems, as required.
  MIPS: Add detection of DSP ASE Revision 2.
  MIPS: Optimize pgd_init and pmd_init
  MIPS: perf: Add perf functionality for BMIPS5000
  MIPS: perf: Split the Kconfig option CONFIG_MIPS_MT_SMP
  MIPS: perf: Remove unnecessary #ifdef
  MIPS: perf: Add cpu feature bit for PCI (performance counter interrupt)
  MIPS: perf: Change the "mips_perf_event" table unsupported indicator.
  MIPS: Align swapper_pg_dir to 64K for better TLB Refill code.
  vmlinux.lds.h: Allow architectures to add sections to the front of .bss
  ...

8 files changed, 144 insertions, 627 deletions

diff --git a/arch/mips/kernel/Makefile b/arch/mips/kernel/Makefile
index 414c26920df8..8b28bc4e14ea 100644
--- a/arch/mips/kernel/Makefile
+++ b/arch/mips/kernel/Makefile
@@ -54,7 +54,6 @@ obj-$(CONFIG_CPU_MIPSR2)	+= spram.o
 
 obj-$(CONFIG_MIPS_VPE_LOADER)   += vpe.o
 obj-$(CONFIG_MIPS_VPE_APSP_API) += rtlx.o
-obj-$(CONFIG_MIPS_APSP_KSPD)    += kspd.o
 
 obj-$(CONFIG_I8259)             += i8259.o
 obj-$(CONFIG_IRQ_CPU)           += irq_cpu.o
diff --git a/arch/mips/kernel/asm-offsets.c b/arch/mips/kernel/asm-offsets.c
index 6b30fb2caa67..0c4bce4882a6 100644
--- a/arch/mips/kernel/asm-offsets.c
+++ b/arch/mips/kernel/asm-offsets.c
@@ -12,7 +12,6 @@
 #include <linux/types.h>
 #include <linux/sched.h>
 #include <linux/mm.h>
-#include <linux/interrupt.h>
 #include <linux/kbuild.h>
 #include <linux/suspend.h>
 #include <asm/ptrace.h>
@@ -292,15 +291,6 @@ void output_signal_defined(void)
         BLANK();
 }
 
-void output_irq_cpustat_t_defines(void)
-{
-        COMMENT("Linux irq_cpustat_t offsets.");
-        DEFINE(IC_SOFTIRQ_PENDING,
-                        offsetof(irq_cpustat_t, __softirq_pending));
-        DEFINE(IC_IRQ_CPUSTAT_T, sizeof(irq_cpustat_t));
-        BLANK();
-}
-
 #ifdef CONFIG_CPU_CAVIUM_OCTEON
 void output_octeon_cop2_state_defines(void)
 {
diff --git a/arch/mips/kernel/cpu-probe.c b/arch/mips/kernel/cpu-probe.c
index bc58bd10a607..b1fb7af3c350 100644
--- a/arch/mips/kernel/cpu-probe.c
+++ b/arch/mips/kernel/cpu-probe.c
@@ -142,7 +142,7 @@ int __cpuinitdata mips_dsp_disabled;
 
 static int __init dsp_disable(char *s)
 {
-        cpu_data[0].ases &= ~MIPS_ASE_DSP;
+        cpu_data[0].ases &= ~(MIPS_ASE_DSP | MIPS_ASE_DSP2P);
         mips_dsp_disabled = 1;
 
         return 1;
@@ -429,6 +429,8 @@ static inline unsigned int decode_config3(struct cpuinfo_mips *c)
                 c->options |= MIPS_CPU_RIXI;
         if (config3 & MIPS_CONF3_DSP)
                 c->ases |= MIPS_ASE_DSP;
+        if (config3 & MIPS_CONF3_DSP2P)
+                c->ases |= MIPS_ASE_DSP2P;
         if (config3 & MIPS_CONF3_VINT)
                 c->options |= MIPS_CPU_VINT;
         if (config3 & MIPS_CONF3_VEIC)
@@ -1180,7 +1182,7 @@ __cpuinit void cpu_probe(void)
                 c->options &= ~MIPS_CPU_FPU;
 
         if (mips_dsp_disabled)
-                c->ases &= ~MIPS_ASE_DSP;
+                c->ases &= ~(MIPS_ASE_DSP | MIPS_ASE_DSP2P);
 
         if (c->options & MIPS_CPU_FPU) {
                 c->fpu_id = cpu_get_fpu_id();
@@ -1194,8 +1196,11 @@ __cpuinit void cpu_probe(void)
                 }
         }
 
-        if (cpu_has_mips_r2)
+        if (cpu_has_mips_r2) {
                 c->srsets = ((read_c0_srsctl() >> 26) & 0x0f) + 1;
+                /* R2 has Performance Counter Interrupt indicator */
+                c->options |= MIPS_CPU_PCI;
+        }
         else
                 c->srsets = 1;
 
diff --git a/arch/mips/kernel/kspd.c b/arch/mips/kernel/kspd.c
deleted file mode 100644
index b77f56bbb477..000000000000
--- a/arch/mips/kernel/kspd.c
+++ /dev/null
@@ -1,423 +0,0 @@
-/*
- * Copyright (C) 2005 MIPS Technologies, Inc.  All rights reserved.
- *
- *  This program is free software; you can distribute it and/or modify it
- *  under the terms of the GNU General Public License (Version 2) as
- *  published by the Free Software Foundation.
- *
- *  This program is distributed in the hope it will be useful, but WITHOUT
- *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
- *  for more details.
- *
- *  You should have received a copy of the GNU General Public License along
- *  with this program; if not, write to the Free Software Foundation, Inc.,
- *  59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
- *
- */
-#include <linux/kernel.h>
-#include <linux/module.h>
-#include <linux/sched.h>
-#include <linux/unistd.h>
-#include <linux/file.h>
-#include <linux/fdtable.h>
-#include <linux/fs.h>
-#include <linux/syscalls.h>
-#include <linux/workqueue.h>
-#include <linux/errno.h>
-#include <linux/list.h>
-
-#include <asm/vpe.h>
-#include <asm/rtlx.h>
-#include <asm/kspd.h>
-
-static struct workqueue_struct *workqueue;
-static struct work_struct work;
-
-extern unsigned long cpu_khz;
-
-struct mtsp_syscall {
-        int cmd;
-        unsigned char abi;
-        unsigned char size;
-};
-
-struct mtsp_syscall_ret {
-        int retval;
-        int errno;
-};
-
-struct mtsp_syscall_generic {
-        int arg0;
-        int arg1;
-        int arg2;
-        int arg3;
-        int arg4;
-        int arg5;
-        int arg6;
-};
-
-static struct list_head kspd_notifylist;
-static int sp_stopping;
-
-/* these should match with those in the SDE kit */
-#define MTSP_SYSCALL_BASE       0
-#define MTSP_SYSCALL_EXIT       (MTSP_SYSCALL_BASE + 0)
-#define MTSP_SYSCALL_OPEN       (MTSP_SYSCALL_BASE + 1)
-#define MTSP_SYSCALL_READ       (MTSP_SYSCALL_BASE + 2)
-#define MTSP_SYSCALL_WRITE      (MTSP_SYSCALL_BASE + 3)
-#define MTSP_SYSCALL_CLOSE      (MTSP_SYSCALL_BASE + 4)
-#define MTSP_SYSCALL_LSEEK32    (MTSP_SYSCALL_BASE + 5)
-#define MTSP_SYSCALL_ISATTY     (MTSP_SYSCALL_BASE + 6)
-#define MTSP_SYSCALL_GETTIME    (MTSP_SYSCALL_BASE + 7)
-#define MTSP_SYSCALL_PIPEFREQ   (MTSP_SYSCALL_BASE + 8)
-#define MTSP_SYSCALL_GETTOD     (MTSP_SYSCALL_BASE + 9)
-#define MTSP_SYSCALL_IOCTL     (MTSP_SYSCALL_BASE + 10)
-
-#define MTSP_O_RDONLY           0x0000
-#define MTSP_O_WRONLY           0x0001
-#define MTSP_O_RDWR             0x0002
-#define MTSP_O_NONBLOCK         0x0004
-#define MTSP_O_APPEND           0x0008
-#define MTSP_O_SHLOCK           0x0010
-#define MTSP_O_EXLOCK           0x0020
-#define MTSP_O_ASYNC            0x0040
-/* XXX: check which of these is actually O_SYNC vs O_DSYNC */
-#define MTSP_O_FSYNC            O_SYNC
-#define MTSP_O_NOFOLLOW         0x0100
-#define MTSP_O_SYNC             0x0080
-#define MTSP_O_CREAT            0x0200
-#define MTSP_O_TRUNC            0x0400
-#define MTSP_O_EXCL             0x0800
-#define MTSP_O_BINARY           0x8000
-
-extern int tclimit;
-
-struct apsp_table  {
-        int sp;
-        int ap;
-};
-
-/* we might want to do the mode flags too */
-struct apsp_table open_flags_table[] = {
-        { MTSP_O_RDWR, O_RDWR },
-        { MTSP_O_WRONLY, O_WRONLY },
-        { MTSP_O_CREAT, O_CREAT },
-        { MTSP_O_TRUNC, O_TRUNC },
-        { MTSP_O_NONBLOCK, O_NONBLOCK },
-        { MTSP_O_APPEND, O_APPEND },
-        { MTSP_O_NOFOLLOW, O_NOFOLLOW }
-};
-
-struct apsp_table syscall_command_table[] = {
-        { MTSP_SYSCALL_OPEN, __NR_open },
-        { MTSP_SYSCALL_CLOSE, __NR_close },
-        { MTSP_SYSCALL_READ, __NR_read },
-        { MTSP_SYSCALL_WRITE, __NR_write },
-        { MTSP_SYSCALL_LSEEK32, __NR_lseek },
-        { MTSP_SYSCALL_IOCTL, __NR_ioctl }
-};
-
-static int sp_syscall(int num, int arg0, int arg1, int arg2, int arg3)
-{
-        register long int _num  __asm__("$2") = num;
-        register long int _arg0  __asm__("$4") = arg0;
-        register long int _arg1  __asm__("$5") = arg1;
-        register long int _arg2  __asm__("$6") = arg2;
-        register long int _arg3  __asm__("$7") = arg3;
-
-        mm_segment_t old_fs;
-
-        old_fs = get_fs();
-        set_fs(KERNEL_DS);
-
-        __asm__ __volatile__ (
-        "       syscall                                 \n"
-        : "=r" (_num), "=r" (_arg3)
-        : "r" (_num), "r" (_arg0), "r" (_arg1), "r" (_arg2), "r" (_arg3));
-
-        set_fs(old_fs);
-
-        /* $a3 is error flag */
-        if (_arg3)
-                return -_num;
-
-        return _num;
-}
-
-static int translate_syscall_command(int cmd)
-{
-        int i;
-        int ret = -1;
-
-        for (i = 0; i < ARRAY_SIZE(syscall_command_table); i++) {
-                if ((cmd == syscall_command_table[i].sp))
-                        return syscall_command_table[i].ap;
-        }
-
-        return ret;
-}
-
-static unsigned int translate_open_flags(int flags)
-{
-        int i;
-        unsigned int ret = 0;
-
-        for (i = 0; i < ARRAY_SIZE(open_flags_table); i++) {
-                if( (flags & open_flags_table[i].sp) ) {
-                        ret |= open_flags_table[i].ap;
-                }
-        }
-
-        return ret;
-}
-
-
-static int sp_setfsuidgid(uid_t uid, gid_t gid)
-{
-        struct cred *new;
-
-        new = prepare_creds();
-        if (!new)
-                return -ENOMEM;
-
-        new->fsuid = uid;
-        new->fsgid = gid;
-
-        commit_creds(new);
-
-        return 0;
-}
-
-/*
- * Expects a request to be on the sysio channel. Reads it.  Decides whether
- * its a linux syscall and runs it, or whatever.  Puts the return code back
- * into the request and sends the whole thing back.
- */
-void sp_work_handle_request(void)
-{
-        struct mtsp_syscall sc;
-        struct mtsp_syscall_generic generic;
-        struct mtsp_syscall_ret ret;
-        struct kspd_notifications *n;
-        unsigned long written;
-        mm_segment_t old_fs;
-        struct timeval tv;
-        struct timezone tz;
-        int err, cmd;
-
-        char *vcwd;
-        int size;
-
-        ret.retval = -1;
-
-        old_fs = get_fs();
-        set_fs(KERNEL_DS);
-
-        if (!rtlx_read(RTLX_CHANNEL_SYSIO, &sc, sizeof(struct mtsp_syscall))) {
-                set_fs(old_fs);
-                printk(KERN_ERR "Expected request but nothing to read\n");
-                return;
-        }
-
-        size = sc.size;
-
-        if (size) {
-                if (!rtlx_read(RTLX_CHANNEL_SYSIO, &generic, size)) {
-                        set_fs(old_fs);
-                        printk(KERN_ERR "Expected request but nothing to read\n");
-                        return;
-                }
-        }
-
-        /* Run the syscall at the privilege of the user who loaded the
-           SP program */
-
-        if (vpe_getuid(tclimit)) {
-                err = sp_setfsuidgid(vpe_getuid(tclimit), vpe_getgid(tclimit));
-                if (!err)
-                        pr_err("Change of creds failed\n");
-        }
-
-        switch (sc.cmd) {
-        /* needs the flags argument translating from SDE kit to
-           linux */
-        case MTSP_SYSCALL_PIPEFREQ:
-                ret.retval = cpu_khz * 1000;
-                ret.errno = 0;
-                break;
-
-        case MTSP_SYSCALL_GETTOD:
-                memset(&tz, 0, sizeof(tz));
-                if ((ret.retval = sp_syscall(__NR_gettimeofday, (int)&tv,
-                                             (int)&tz, 0, 0)) == 0)
-                        ret.retval = tv.tv_sec;
-                break;
-
-        case MTSP_SYSCALL_EXIT:
-                list_for_each_entry(n, &kspd_notifylist, list)
-                        n->kspd_sp_exit(tclimit);
-                sp_stopping = 1;
-
-                printk(KERN_DEBUG "KSPD got exit syscall from SP exitcode %d\n",
-                       generic.arg0);
-                break;
-
-        case MTSP_SYSCALL_OPEN:
-                generic.arg1 = translate_open_flags(generic.arg1);
-
-                vcwd = vpe_getcwd(tclimit);
-
-                /* change to cwd of the process that loaded the SP program */
-                old_fs = get_fs();
-                set_fs(KERNEL_DS);
-                sys_chdir(vcwd);
-                set_fs(old_fs);
-
-                sc.cmd = __NR_open;
-
-                /* fall through */
-
-        default:
-                if ((sc.cmd >= __NR_Linux) &&
-                    (sc.cmd <= (__NR_Linux +  __NR_Linux_syscalls)) )
-                        cmd = sc.cmd;
-                else
-                        cmd = translate_syscall_command(sc.cmd);
-
-                if (cmd >= 0) {
-                        ret.retval = sp_syscall(cmd, generic.arg0, generic.arg1,
-                                                generic.arg2, generic.arg3);
-                } else
-                        printk(KERN_WARNING
-                               "KSPD: Unknown SP syscall number %d\n", sc.cmd);
-                break;
-        } /* switch */
-
-        if (vpe_getuid(tclimit)) {
-                err = sp_setfsuidgid(0, 0);
-                if (!err)
-                        pr_err("restoring old creds failed\n");
-        }
-
-        old_fs = get_fs();
-        set_fs(KERNEL_DS);
-        written = rtlx_write(RTLX_CHANNEL_SYSIO, &ret, sizeof(ret));
-        set_fs(old_fs);
-        if (written < sizeof(ret))
-                printk("KSPD: sp_work_handle_request failed to send to SP\n");
-}
-
-static void sp_cleanup(void)
-{
-        struct files_struct *files = current->files;
-        int i, j;
-        struct fdtable *fdt;
-
-        j = 0;
-
-        /*
-         * It is safe to dereference the fd table without RCU or
-         * ->file_lock
-         */
-        fdt = files_fdtable(files);
-        for (;;) {
-                unsigned long set;
-                i = j * BITS_PER_LONG;
-                if (i >= fdt->max_fds)
-                        break;
-                set = fdt->open_fds[j++];
-                while (set) {
-                        if (set & 1) {
-                                struct file * file = xchg(&fdt->fd[i], NULL);
-                                if (file)
-                                        filp_close(file, files);
-                        }
-                        i++;
-                        set >>= 1;
-                }
-        }
-
-        /* Put daemon cwd back to root to avoid umount problems */
-        sys_chdir("/");
-}
-
-static int channel_open;
-
-/* the work handler */
-static void sp_work(struct work_struct *unused)
-{
-        if (!channel_open) {
-                if( rtlx_open(RTLX_CHANNEL_SYSIO, 1) != 0) {
-                        printk("KSPD: unable to open sp channel\n");
-                        sp_stopping = 1;
-                } else {
-                        channel_open++;
-                        printk(KERN_DEBUG "KSPD: SP channel opened\n");
-                }
-        } else {
-                /* wait for some data, allow it to sleep */
-                rtlx_read_poll(RTLX_CHANNEL_SYSIO, 1);
-
-                /* Check we haven't been woken because we are stopping */
-                if (!sp_stopping)
-                        sp_work_handle_request();
-        }
-
-        if (!sp_stopping)
-                queue_work(workqueue, &work);
-        else
-                sp_cleanup();
-}
-
-static void startwork(int vpe)
-{
-        sp_stopping = channel_open = 0;
-
-        if (workqueue == NULL) {
-                if ((workqueue = create_singlethread_workqueue("kspd")) == NULL) {
-                        printk(KERN_ERR "unable to start kspd\n");
-                        return;
-                }
-
-                INIT_WORK(&work, sp_work);
-        }
-
-        queue_work(workqueue, &work);
-}
-
-static void stopwork(int vpe)
-{
-        sp_stopping = 1;
-
-        printk(KERN_DEBUG "KSPD: SP stopping\n");
-}
-
-void kspd_notify(struct kspd_notifications *notify)
-{
-        list_add(&notify->list, &kspd_notifylist);
-}
-
-static struct vpe_notifications notify;
-static int kspd_module_init(void)
-{
-        INIT_LIST_HEAD(&kspd_notifylist);
-
-        notify.start = startwork;
-        notify.stop = stopwork;
-        vpe_notify(tclimit, &notify);
-
-        return 0;
-}
-
-static void kspd_module_exit(void)
-{
-
-}
-
-module_init(kspd_module_init);
-module_exit(kspd_module_exit);
-
-MODULE_DESCRIPTION("MIPS KSPD");
-MODULE_AUTHOR("Elizabeth Oldham, MIPS Technologies, Inc.");
-MODULE_LICENSE("GPL");
diff --git a/arch/mips/kernel/perf_event_mipsxx.c b/arch/mips/kernel/perf_event_mipsxx.c
index 2f28d3b55687..a9b995dcf691 100644
--- a/arch/mips/kernel/perf_event_mipsxx.c
+++ b/arch/mips/kernel/perf_event_mipsxx.c
@@ -28,6 +28,8 @@
 #include <asm/time.h> /* For perf_irq */
 
 #define MIPS_MAX_HWEVENTS 4
+#define MIPS_TCS_PER_COUNTER 2
+#define MIPS_CPUID_TO_COUNTER_MASK (MIPS_TCS_PER_COUNTER - 1)
 
 struct cpu_hw_events {
         /* Array of events on this cpu. */
@@ -78,7 +80,6 @@ struct mips_perf_event {
 static struct mips_perf_event raw_event;
 static DEFINE_MUTEX(raw_event_mutex);
 
-#define UNSUPPORTED_PERF_EVENT_ID 0xffffffff
 #define C(x) PERF_COUNT_HW_CACHE_##x
 
 struct mips_pmu {
@@ -109,13 +110,20 @@ static struct mips_pmu mipspmu;
 #define M_PERFCTL_INTERRUPT_ENABLE      (1      <<  4)
 #define M_PERFCTL_EVENT(event)          (((event) & 0x3ff)  << 5)
 #define M_PERFCTL_VPEID(vpe)            ((vpe)    << 16)
+
+#ifdef CONFIG_CPU_BMIPS5000
+#define M_PERFCTL_MT_EN(filter)         0
+#else /* !CONFIG_CPU_BMIPS5000 */
 #define M_PERFCTL_MT_EN(filter)         ((filter) << 20)
+#endif /* CONFIG_CPU_BMIPS5000 */
+
 #define    M_TC_EN_ALL                  M_PERFCTL_MT_EN(0)
 #define    M_TC_EN_VPE                  M_PERFCTL_MT_EN(1)
 #define    M_TC_EN_TC                   M_PERFCTL_MT_EN(2)
 #define M_PERFCTL_TCID(tcid)            ((tcid)   << 22)
 #define M_PERFCTL_WIDE                  (1      << 30)
 #define M_PERFCTL_MORE                  (1      << 31)
+#define M_PERFCTL_TC                    (1      << 30)
 
 #define M_PERFCTL_COUNT_EVENT_WHENEVER  (M_PERFCTL_EXL |                \
                                         M_PERFCTL_KERNEL |              \
@@ -131,21 +139,21 @@ static struct mips_pmu mipspmu;
 #define M_PERFCTL_EVENT_MASK            0xfe0
 
 
-#ifdef CONFIG_MIPS_MT_SMP
+#ifdef CONFIG_MIPS_PERF_SHARED_TC_COUNTERS
 static int cpu_has_mipsmt_pertccounters;
 
 static DEFINE_RWLOCK(pmuint_rwlock);
 
+#if defined(CONFIG_CPU_BMIPS5000)
+#define vpe_id()        (cpu_has_mipsmt_pertccounters ? \
+                         0 : (smp_processor_id() & MIPS_CPUID_TO_COUNTER_MASK))
+#else
 /*
  * FIXME: For VSMP, vpe_id() is redefined for Perf-events, because
  * cpu_data[cpuid].vpe_id reports 0 for _both_ CPUs.
  */
-#if defined(CONFIG_HW_PERF_EVENTS)
-#define vpe_id()        (cpu_has_mipsmt_pertccounters ? \
-                        0 : smp_processor_id())
-#else
 #define vpe_id()        (cpu_has_mipsmt_pertccounters ? \
-                        0 : cpu_data[smp_processor_id()].vpe_id)
+                         0 : smp_processor_id())
 #endif
 
 /* Copied from op_model_mipsxx.c */
@@ -162,10 +170,10 @@ static unsigned int counters_total_to_per_cpu(unsigned int counters)
         return counters >> vpe_shift();
 }
 
-#else /* !CONFIG_MIPS_MT_SMP */
+#else /* !CONFIG_MIPS_PERF_SHARED_TC_COUNTERS */
 #define vpe_id()        0
 
-#endif /* CONFIG_MIPS_MT_SMP */
+#endif /* CONFIG_MIPS_PERF_SHARED_TC_COUNTERS */
 
 static void resume_local_counters(void);
 static void pause_local_counters(void);
@@ -340,6 +348,11 @@ static void mipsxx_pmu_enable_event(struct hw_perf_event *evt, int idx)
                 (evt->config_base & M_PERFCTL_CONFIG_MASK) |
                 /* Make sure interrupt enabled. */
                 M_PERFCTL_INTERRUPT_ENABLE;
+        if (IS_ENABLED(CONFIG_CPU_BMIPS5000))
+                /* enable the counter for the calling thread */
+                cpuc->saved_ctrl[idx] |=
+                        (1 << (12 + vpe_id())) | M_PERFCTL_TC;
+
         /*
          * We do not actually let the counter run. Leave it until start().
          */
@@ -509,7 +522,7 @@ static void mipspmu_read(struct perf_event *event)
 
 static void mipspmu_enable(struct pmu *pmu)
 {
-#ifdef CONFIG_MIPS_MT_SMP
+#ifdef CONFIG_MIPS_PERF_SHARED_TC_COUNTERS
         write_unlock(&pmuint_rwlock);
 #endif
         resume_local_counters();
@@ -529,7 +542,7 @@ static void mipspmu_enable(struct pmu *pmu)
 static void mipspmu_disable(struct pmu *pmu)
 {
         pause_local_counters();
-#ifdef CONFIG_MIPS_MT_SMP
+#ifdef CONFIG_MIPS_PERF_SHARED_TC_COUNTERS
         write_lock(&pmuint_rwlock);
 #endif
 }
@@ -664,13 +677,10 @@ static unsigned int mipspmu_perf_event_encode(const struct mips_perf_event *pev)
 
 static const struct mips_perf_event *mipspmu_map_general_event(int idx)
 {
-        const struct mips_perf_event *pev;
-
-        pev = ((*mipspmu.general_event_map)[idx].event_id ==
-                UNSUPPORTED_PERF_EVENT_ID ? ERR_PTR(-EOPNOTSUPP) :
-                &(*mipspmu.general_event_map)[idx]);
 
-        return pev;
+        if ((*mipspmu.general_event_map)[idx].cntr_mask == 0)
+                return ERR_PTR(-EOPNOTSUPP);
+        return &(*mipspmu.general_event_map)[idx];
 }
 
 static const struct mips_perf_event *mipspmu_map_cache_event(u64 config)
@@ -695,7 +705,7 @@ static const struct mips_perf_event *mipspmu_map_cache_event(u64 config)
                                         [cache_op]
                                         [cache_result]);
 
-        if (pev->event_id == UNSUPPORTED_PERF_EVENT_ID)
+        if (pev->cntr_mask == 0)
                 return ERR_PTR(-EOPNOTSUPP);
 
         return pev;
@@ -800,11 +810,8 @@ static const struct mips_perf_event mipsxxcore_event_map
                                 [PERF_COUNT_HW_MAX] = {
         [PERF_COUNT_HW_CPU_CYCLES] = { 0x00, CNTR_EVEN | CNTR_ODD, P },
         [PERF_COUNT_HW_INSTRUCTIONS] = { 0x01, CNTR_EVEN | CNTR_ODD, T },
-        [PERF_COUNT_HW_CACHE_REFERENCES] = { UNSUPPORTED_PERF_EVENT_ID },
-        [PERF_COUNT_HW_CACHE_MISSES] = { UNSUPPORTED_PERF_EVENT_ID },
         [PERF_COUNT_HW_BRANCH_INSTRUCTIONS] = { 0x02, CNTR_EVEN, T },
         [PERF_COUNT_HW_BRANCH_MISSES] = { 0x02, CNTR_ODD, T },
-        [PERF_COUNT_HW_BUS_CYCLES] = { UNSUPPORTED_PERF_EVENT_ID },
 };
 
 /* 74K core has different branch event code. */
@@ -812,11 +819,8 @@ static const struct mips_perf_event mipsxx74Kcore_event_map
                                 [PERF_COUNT_HW_MAX] = {
         [PERF_COUNT_HW_CPU_CYCLES] = { 0x00, CNTR_EVEN | CNTR_ODD, P },
         [PERF_COUNT_HW_INSTRUCTIONS] = { 0x01, CNTR_EVEN | CNTR_ODD, T },
-        [PERF_COUNT_HW_CACHE_REFERENCES] = { UNSUPPORTED_PERF_EVENT_ID },
-        [PERF_COUNT_HW_CACHE_MISSES] = { UNSUPPORTED_PERF_EVENT_ID },
         [PERF_COUNT_HW_BRANCH_INSTRUCTIONS] = { 0x27, CNTR_EVEN, T },
         [PERF_COUNT_HW_BRANCH_MISSES] = { 0x27, CNTR_ODD, T },
-        [PERF_COUNT_HW_BUS_CYCLES] = { UNSUPPORTED_PERF_EVENT_ID },
 };
 
 static const struct mips_perf_event octeon_event_map[PERF_COUNT_HW_MAX] = {
@@ -829,6 +833,13 @@ static const struct mips_perf_event octeon_event_map[PERF_COUNT_HW_MAX] = {
         [PERF_COUNT_HW_BUS_CYCLES] = { 0x25, CNTR_ALL },
 };
 
+static const struct mips_perf_event bmips5000_event_map
+                                [PERF_COUNT_HW_MAX] = {
+        [PERF_COUNT_HW_CPU_CYCLES] = { 0x00, CNTR_EVEN | CNTR_ODD, T },
+        [PERF_COUNT_HW_INSTRUCTIONS] = { 0x01, CNTR_EVEN | CNTR_ODD, T },
+        [PERF_COUNT_HW_BRANCH_MISSES] = { 0x02, CNTR_ODD, T },
+};
+
 /* 24K/34K/1004K cores can share the same cache event map. */
 static const struct mips_perf_event mipsxxcore_cache_map
                                 [PERF_COUNT_HW_CACHE_MAX]
@@ -849,10 +860,6 @@ static const struct mips_perf_event mipsxxcore_cache_map
                 [C(RESULT_ACCESS)]      = { 0x0a, CNTR_EVEN, T },
                 [C(RESULT_MISS)]        = { 0x0b, CNTR_EVEN | CNTR_ODD, T },
         },
-        [C(OP_PREFETCH)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
 },
 [C(L1I)] = {
         [C(OP_READ)] = {
@@ -869,7 +876,6 @@ static const struct mips_perf_event mipsxxcore_cache_map
                  * Note that MIPS has only "hit" events countable for
                  * the prefetch operation.
                  */
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
         },
 },
 [C(LL)] = {
@@ -881,10 +887,6 @@ static const struct mips_perf_event mipsxxcore_cache_map
                 [C(RESULT_ACCESS)]      = { 0x15, CNTR_ODD, P },
                 [C(RESULT_MISS)]        = { 0x16, CNTR_EVEN, P },
         },
-        [C(OP_PREFETCH)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
 },
 [C(DTLB)] = {
         [C(OP_READ)] = {
@@ -895,10 +897,6 @@ static const struct mips_perf_event mipsxxcore_cache_map
                 [C(RESULT_ACCESS)]      = { 0x06, CNTR_EVEN, T },
                 [C(RESULT_MISS)]        = { 0x06, CNTR_ODD, T },
         },
-        [C(OP_PREFETCH)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
 },
 [C(ITLB)] = {
         [C(OP_READ)] = {
@@ -909,10 +907,6 @@ static const struct mips_perf_event mipsxxcore_cache_map
                 [C(RESULT_ACCESS)]      = { 0x05, CNTR_EVEN, T },
                 [C(RESULT_MISS)]        = { 0x05, CNTR_ODD, T },
         },
-        [C(OP_PREFETCH)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
 },
 [C(BPU)] = {
         /* Using the same code for *HW_BRANCH* */
@@ -924,24 +918,6 @@ static const struct mips_perf_event mipsxxcore_cache_map
                 [C(RESULT_ACCESS)]      = { 0x02, CNTR_EVEN, T },
                 [C(RESULT_MISS)]        = { 0x02, CNTR_ODD, T },
         },
-        [C(OP_PREFETCH)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
-},
-[C(NODE)] = {
-        [C(OP_READ)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
-        [C(OP_WRITE)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
-        [C(OP_PREFETCH)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
 },
 };
 
@@ -965,10 +941,6 @@ static const struct mips_perf_event mipsxx74Kcore_cache_map
                 [C(RESULT_ACCESS)]      = { 0x17, CNTR_ODD, T },
                 [C(RESULT_MISS)]        = { 0x18, CNTR_ODD, T },
         },
-        [C(OP_PREFETCH)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
 },
 [C(L1I)] = {
         [C(OP_READ)] = {
@@ -985,7 +957,6 @@ static const struct mips_perf_event mipsxx74Kcore_cache_map
                  * Note that MIPS has only "hit" events countable for
                  * the prefetch operation.
                  */
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
         },
 },
 [C(LL)] = {
@@ -997,25 +968,6 @@ static const struct mips_perf_event mipsxx74Kcore_cache_map
                 [C(RESULT_ACCESS)]      = { 0x1c, CNTR_ODD, P },
                 [C(RESULT_MISS)]        = { 0x1d, CNTR_EVEN | CNTR_ODD, P },
         },
-        [C(OP_PREFETCH)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
-},
-[C(DTLB)] = {
-        /* 74K core does not have specific DTLB events. */
-        [C(OP_READ)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
-        [C(OP_WRITE)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
-        [C(OP_PREFETCH)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
 },
 [C(ITLB)] = {
         [C(OP_READ)] = {
@@ -1026,10 +978,6 @@ static const struct mips_perf_event mipsxx74Kcore_cache_map
                 [C(RESULT_ACCESS)]      = { 0x04, CNTR_EVEN, T },
                 [C(RESULT_MISS)]        = { 0x04, CNTR_ODD, T },
         },
-        [C(OP_PREFETCH)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
 },
 [C(BPU)] = {
         /* Using the same code for *HW_BRANCH* */
@@ -1041,23 +989,64 @@ static const struct mips_perf_event mipsxx74Kcore_cache_map
                 [C(RESULT_ACCESS)]      = { 0x27, CNTR_EVEN, T },
                 [C(RESULT_MISS)]        = { 0x27, CNTR_ODD, T },
         },
-        [C(OP_PREFETCH)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
+},
+};
+
+/* BMIPS5000 */
+static const struct mips_perf_event bmips5000_cache_map
+                                [PERF_COUNT_HW_CACHE_MAX]
+                                [PERF_COUNT_HW_CACHE_OP_MAX]
+                                [PERF_COUNT_HW_CACHE_RESULT_MAX] = {
+[C(L1D)] = {
+        /*
+         * Like some other architectures (e.g. ARM), the performance
+         * counters don't differentiate between read and write
+         * accesses/misses, so this isn't strictly correct, but it's the
+         * best we can do. Writes and reads get combined.
+         */
+        [C(OP_READ)] = {
+                [C(RESULT_ACCESS)]      = { 12, CNTR_EVEN, T },
+                [C(RESULT_MISS)]        = { 12, CNTR_ODD, T },
+        },
+        [C(OP_WRITE)] = {
+                [C(RESULT_ACCESS)]      = { 12, CNTR_EVEN, T },
+                [C(RESULT_MISS)]        = { 12, CNTR_ODD, T },
         },
 },
-[C(NODE)] = {
+[C(L1I)] = {
         [C(OP_READ)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
+                [C(RESULT_ACCESS)]      = { 10, CNTR_EVEN, T },
+                [C(RESULT_MISS)]        = { 10, CNTR_ODD, T },
         },
         [C(OP_WRITE)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
+                [C(RESULT_ACCESS)]      = { 10, CNTR_EVEN, T },
+                [C(RESULT_MISS)]        = { 10, CNTR_ODD, T },
         },
         [C(OP_PREFETCH)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
+                [C(RESULT_ACCESS)]      = { 23, CNTR_EVEN, T },
+                /*
+                 * Note that MIPS has only "hit" events countable for
+                 * the prefetch operation.
+                 */
+        },
+},
+[C(LL)] = {
+        [C(OP_READ)] = {
+                [C(RESULT_ACCESS)]      = { 28, CNTR_EVEN, P },
+                [C(RESULT_MISS)]        = { 28, CNTR_ODD, P },
+        },
+        [C(OP_WRITE)] = {
+                [C(RESULT_ACCESS)]      = { 28, CNTR_EVEN, P },
+                [C(RESULT_MISS)]        = { 28, CNTR_ODD, P },
+        },
+},
+[C(BPU)] = {
+        /* Using the same code for *HW_BRANCH* */
+        [C(OP_READ)] = {
+                [C(RESULT_MISS)]        = { 0x02, CNTR_ODD, T },
+        },
+        [C(OP_WRITE)] = {
+                [C(RESULT_MISS)]        = { 0x02, CNTR_ODD, T },
         },
 },
 };
@@ -1074,39 +1063,14 @@ static const struct mips_perf_event octeon_cache_map
         },
         [C(OP_WRITE)] = {
                 [C(RESULT_ACCESS)]      = { 0x30, CNTR_ALL },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
-        [C(OP_PREFETCH)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
         },
 },
 [C(L1I)] = {
         [C(OP_READ)] = {
                 [C(RESULT_ACCESS)]      = { 0x18, CNTR_ALL },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
-        [C(OP_WRITE)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
         },
         [C(OP_PREFETCH)] = {
                 [C(RESULT_ACCESS)]      = { 0x19, CNTR_ALL },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
-},
-[C(LL)] = {
-        [C(OP_READ)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
-        [C(OP_WRITE)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
-        [C(OP_PREFETCH)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
         },
 },
 [C(DTLB)] = {
@@ -1115,46 +1079,16 @@ static const struct mips_perf_event octeon_cache_map
          * read and write.
          */
         [C(OP_READ)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
                 [C(RESULT_MISS)]        = { 0x35, CNTR_ALL },
         },
         [C(OP_WRITE)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
                 [C(RESULT_MISS)]        = { 0x35, CNTR_ALL },
         },
-        [C(OP_PREFETCH)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
 },
 [C(ITLB)] = {
         [C(OP_READ)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
                 [C(RESULT_MISS)]        = { 0x37, CNTR_ALL },
         },
-        [C(OP_WRITE)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
-        [C(OP_PREFETCH)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
-},
-[C(BPU)] = {
-        /* Using the same code for *HW_BRANCH* */
-        [C(OP_READ)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
-        [C(OP_WRITE)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
-        [C(OP_PREFETCH)] = {
-                [C(RESULT_ACCESS)]      = { UNSUPPORTED_PERF_EVENT_ID },
-                [C(RESULT_MISS)]        = { UNSUPPORTED_PERF_EVENT_ID },
-        },
 },
 };
 
@@ -1304,7 +1238,7 @@ static int mipsxx_pmu_handle_shared_irq(void)
         int handled = IRQ_NONE;
         struct pt_regs *regs;
 
-        if (cpu_has_mips_r2 && !(read_c0_cause() & (1 << 26)))
+        if (cpu_has_perf_cntr_intr_bit && !(read_c0_cause() & CAUSEF_PCI))
                 return handled;
         /*
          * First we pause the local counters, so that when we are locked
@@ -1314,7 +1248,7 @@ static int mipsxx_pmu_handle_shared_irq(void)
          * See also mipsxx_pmu_start().
          */
         pause_local_counters();
-#ifdef CONFIG_MIPS_MT_SMP
+#ifdef CONFIG_MIPS_PERF_SHARED_TC_COUNTERS
         read_lock(&pmuint_rwlock);
 #endif
 
@@ -1346,7 +1280,7 @@ static int mipsxx_pmu_handle_shared_irq(void)
         if (handled == IRQ_HANDLED)
                 irq_work_run();
 
-#ifdef CONFIG_MIPS_MT_SMP
+#ifdef CONFIG_MIPS_PERF_SHARED_TC_COUNTERS
         read_unlock(&pmuint_rwlock);
 #endif
         resume_local_counters();
@@ -1391,6 +1325,11 @@ static irqreturn_t mipsxx_pmu_handle_irq(int irq, void *dev)
 #define IS_RANGE_V_1004K_EVENT(r)       ((r) == 47)
 #endif
 
+/* BMIPS5000 */
+#define IS_BOTH_COUNTERS_BMIPS5000_EVENT(b)                             \
+        ((b) == 0 || (b) == 1)
+
+
 /*
  * User can use 0-255 raw events, where 0-127 for the events of even
  * counters, and 128-255 for odd counters. Note that bit 7 is used to
@@ -1461,6 +1400,12 @@ static const struct mips_perf_event *mipsxx_pmu_map_raw_event(u64 config)
                         raw_event.range = T;
 #endif
                 break;
+        case CPU_BMIPS5000:
+                if (IS_BOTH_COUNTERS_BMIPS5000_EVENT(base_id))
+                        raw_event.cntr_mask = CNTR_EVEN | CNTR_ODD;
+                else
+                        raw_event.cntr_mask =
+                                raw_id > 127 ? CNTR_ODD : CNTR_EVEN;
         }
 
         return &raw_event;
@@ -1513,7 +1458,7 @@ init_hw_perf_events(void)
                 return -ENODEV;
         }
 
-#ifdef CONFIG_MIPS_MT_SMP
+#ifdef CONFIG_MIPS_PERF_SHARED_TC_COUNTERS
         cpu_has_mipsmt_pertccounters = read_c0_config7() & (1<<19);
         if (!cpu_has_mipsmt_pertccounters)
                 counters = counters_total_to_per_cpu(counters);
@@ -1572,6 +1517,11 @@ init_hw_perf_events(void)
                 mipspmu.cache_event_map = &octeon_cache_map;
                 mipspmu.map_raw_event = octeon_pmu_map_raw_event;
                 break;
+        case CPU_BMIPS5000:
+                mipspmu.name = "BMIPS5000";
+                mipspmu.general_event_map = &bmips5000_event_map;
+                mipspmu.cache_event_map = &bmips5000_cache_map;
+                break;
         default:
                 pr_cont("Either hardware does not support performance "
                         "counters, or not yet implemented.\n");
diff --git a/arch/mips/kernel/proc.c b/arch/mips/kernel/proc.c
index 5542817c1b49..07dff54f2ce8 100644
--- a/arch/mips/kernel/proc.c
+++ b/arch/mips/kernel/proc.c
@@ -64,14 +64,17 @@ static int show_cpuinfo(struct seq_file *m, void *v)
                                 cpu_data[n].watch_reg_masks[i]);
                 seq_printf(m, "]\n");
         }
-        seq_printf(m, "ASEs implemented\t:%s%s%s%s%s%s\n",
-                      cpu_has_mips16 ? " mips16" : "",
-                      cpu_has_mdmx ? " mdmx" : "",
-                      cpu_has_mips3d ? " mips3d" : "",
-                      cpu_has_smartmips ? " smartmips" : "",
-                      cpu_has_dsp ? " dsp" : "",
-                      cpu_has_mipsmt ? " mt" : ""
-                );
+
+        seq_printf(m, "ASEs implemented\t:");
+        if (cpu_has_mips16)     seq_printf(m, "%s", " mips16");
+        if (cpu_has_mdmx)       seq_printf(m, "%s", " mdmx");
+        if (cpu_has_mips3d)     seq_printf(m, "%s", " mips3d");
+        if (cpu_has_smartmips)  seq_printf(m, "%s", " smartmips");
+        if (cpu_has_dsp)        seq_printf(m, "%s", " dsp");
+        if (cpu_has_dsp2)       seq_printf(m, "%s", " dsp2");
+        if (cpu_has_mipsmt)     seq_printf(m, "%s", " mt");
+        seq_printf(m, "\n");
+
         seq_printf(m, "shadow register sets\t: %d\n",
                       cpu_data[n].srsets);
         seq_printf(m, "kscratch registers\t: %d\n",
diff --git a/arch/mips/kernel/vmlinux.lds.S b/arch/mips/kernel/vmlinux.lds.S
index df243a64f430..007ccbe1e264 100644
--- a/arch/mips/kernel/vmlinux.lds.S
+++ b/arch/mips/kernel/vmlinux.lds.S
@@ -1,6 +1,13 @@
 #include <asm/asm-offsets.h>
 #include <asm/page.h>
 #include <asm/thread_info.h>
+
+/*
+ * Put .bss..swapper_pg_dir as the first thing in .bss. This will
+ * ensure that it has .bss alignment (64K).
+ */
+#define BSS_FIRST_SECTIONS *(.bss..swapper_pg_dir)
+
 #include <asm-generic/vmlinux.lds.h>
 
 #undef mips
@@ -119,11 +126,21 @@ SECTIONS
         }
 
         PERCPU_SECTION(1 << CONFIG_MIPS_L1_CACHE_SHIFT)
-        . = ALIGN(PAGE_SIZE);
+        /*
+         * Align to 64K in attempt to eliminate holes before the
+         * .bss..swapper_pg_dir section at the start of .bss.  This
+         * also satisfies PAGE_SIZE alignment as the largest page size
+         * allowed is 64K.
+         */
+        . = ALIGN(0x10000);
         __init_end = .;
         /* freed after init ends here */
 
-        BSS_SECTION(0, 0, 0)
+        /*
+         * Force .bss to 64K alignment so that .bss..swapper_pg_dir
+         * gets that alignment.  .sbss should be empty, so there will be
+         * no holes after __init_end. */
+        BSS_SECTION(0, 0x10000, 0)
 
         _end = . ;
 
diff --git a/arch/mips/kernel/vpe.c b/arch/mips/kernel/vpe.c
index f6f91523cb1c..eec690af6581 100644
--- a/arch/mips/kernel/vpe.c
+++ b/arch/mips/kernel/vpe.c
@@ -50,7 +50,6 @@
 #include <asm/mips_mt.h>
 #include <asm/processor.h>
 #include <asm/vpe.h>
-#include <asm/kspd.h>
 
 typedef void *vpe_handle;
 
@@ -69,11 +68,6 @@ static char module_name[] = "vpe";
 static int major;
 static const int minor = 1;     /* fixed for now  */
 
-#ifdef CONFIG_MIPS_APSP_KSPD
-static struct kspd_notifications kspd_events;
-static int kspd_events_reqd;
-#endif
-
 /* grab the likely amount of memory we will need. */
 #ifdef CONFIG_MIPS_VPE_LOADER_TOM
 #define P_SIZE (2 * 1024 * 1024)
@@ -1101,14 +1095,6 @@ static int vpe_open(struct inode *inode, struct file *filp)
         v->uid = filp->f_cred->fsuid;
         v->gid = filp->f_cred->fsgid;
 
-#ifdef CONFIG_MIPS_APSP_KSPD
-        /* get kspd to tell us when a syscall_exit happens */
-        if (!kspd_events_reqd) {
-                kspd_notify(&kspd_events);
-                kspd_events_reqd++;
-        }
-#endif
-
         v->cwd[0] = 0;
         ret = getcwd(v->cwd, VPE_PATH_MAX);
         if (ret < 0)
@@ -1341,13 +1327,6 @@ char *vpe_getcwd(int index)
 
 EXPORT_SYMBOL(vpe_getcwd);
 
-#ifdef CONFIG_MIPS_APSP_KSPD
-static void kspd_sp_exit( int sp_id)
-{
-        cleanup_tc(get_tc(sp_id));
-}
-#endif
-
 static ssize_t store_kill(struct device *dev, struct device_attribute *attr,
                           const char *buf, size_t len)
 {
@@ -1585,9 +1564,6 @@ out_reenable:
         emt(mtflags);
         local_irq_restore(flags);
 
-#ifdef CONFIG_MIPS_APSP_KSPD
-        kspd_events.kspd_sp_exit = kspd_sp_exit;
-#endif
         return 0;
 
 out_class: