diff options
author | Florian Fainelli <florian@openwrt.org> | 2012-07-04 10:58:33 -0400 |
---|---|---|
committer | Ralf Baechle <ralf@linux-mips.org> | 2012-07-23 08:54:33 -0400 |
commit | 15514e78381e093dcdbc4613c96e077f0953f049 (patch) | |
tree | 4f061a9815719cab569d4cf7aba3212f5ef10f9d /arch/mips/include | |
parent | 7546d71a9c30893660714f9bef0e94d81aea127c (diff) |
MIPS: BCM63xx: Remove SPI2 register
This register was introduced with the support of the BCM6368 CPU in the idea
that its internal layout was different from the other CPUs SPI controller.
The controller is actually the same as the one present on BCM6358 so we can
remove this register and use the usual SPI register instead.
Signed-off-by: Florian Fainelli <florian@openwrt.org>
Cc: linux-mips@linux-mips.org
Cc: grant.likely@secretlab.ca
Cc: spi-devel-general@lists.sourceforge.net
Patchwork: https://patchwork.linux-mips.org/patch/3316/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch/mips/include')
-rw-r--r-- | arch/mips/include/asm/mach-bcm63xx/bcm63xx_cpu.h | 10 |
1 files changed, 1 insertions, 9 deletions
diff --git a/arch/mips/include/asm/mach-bcm63xx/bcm63xx_cpu.h b/arch/mips/include/asm/mach-bcm63xx/bcm63xx_cpu.h index 4c1e14794ec6..82a8175d912e 100644 --- a/arch/mips/include/asm/mach-bcm63xx/bcm63xx_cpu.h +++ b/arch/mips/include/asm/mach-bcm63xx/bcm63xx_cpu.h | |||
@@ -102,7 +102,6 @@ enum bcm63xx_regs_set { | |||
102 | RSET_UART1, | 102 | RSET_UART1, |
103 | RSET_GPIO, | 103 | RSET_GPIO, |
104 | RSET_SPI, | 104 | RSET_SPI, |
105 | RSET_SPI2, | ||
106 | RSET_UDC0, | 105 | RSET_UDC0, |
107 | RSET_OHCI0, | 106 | RSET_OHCI0, |
108 | RSET_OHCI_PRIV, | 107 | RSET_OHCI_PRIV, |
@@ -166,7 +165,6 @@ enum bcm63xx_regs_set { | |||
166 | #define BCM_6338_UART1_BASE (0xdeadbeef) | 165 | #define BCM_6338_UART1_BASE (0xdeadbeef) |
167 | #define BCM_6338_GPIO_BASE (0xfffe0400) | 166 | #define BCM_6338_GPIO_BASE (0xfffe0400) |
168 | #define BCM_6338_SPI_BASE (0xfffe0c00) | 167 | #define BCM_6338_SPI_BASE (0xfffe0c00) |
169 | #define BCM_6338_SPI2_BASE (0xdeadbeef) | ||
170 | #define BCM_6338_UDC0_BASE (0xdeadbeef) | 168 | #define BCM_6338_UDC0_BASE (0xdeadbeef) |
171 | #define BCM_6338_USBDMA_BASE (0xfffe2400) | 169 | #define BCM_6338_USBDMA_BASE (0xfffe2400) |
172 | #define BCM_6338_OHCI0_BASE (0xdeadbeef) | 170 | #define BCM_6338_OHCI0_BASE (0xdeadbeef) |
@@ -210,7 +208,6 @@ enum bcm63xx_regs_set { | |||
210 | #define BCM_6345_UART1_BASE (0xdeadbeef) | 208 | #define BCM_6345_UART1_BASE (0xdeadbeef) |
211 | #define BCM_6345_GPIO_BASE (0xfffe0400) | 209 | #define BCM_6345_GPIO_BASE (0xfffe0400) |
212 | #define BCM_6345_SPI_BASE (0xdeadbeef) | 210 | #define BCM_6345_SPI_BASE (0xdeadbeef) |
213 | #define BCM_6345_SPI2_BASE (0xdeadbeef) | ||
214 | #define BCM_6345_UDC0_BASE (0xdeadbeef) | 211 | #define BCM_6345_UDC0_BASE (0xdeadbeef) |
215 | #define BCM_6345_USBDMA_BASE (0xfffe2800) | 212 | #define BCM_6345_USBDMA_BASE (0xfffe2800) |
216 | #define BCM_6345_ENET0_BASE (0xfffe1800) | 213 | #define BCM_6345_ENET0_BASE (0xfffe1800) |
@@ -253,7 +250,6 @@ enum bcm63xx_regs_set { | |||
253 | #define BCM_6348_UART1_BASE (0xdeadbeef) | 250 | #define BCM_6348_UART1_BASE (0xdeadbeef) |
254 | #define BCM_6348_GPIO_BASE (0xfffe0400) | 251 | #define BCM_6348_GPIO_BASE (0xfffe0400) |
255 | #define BCM_6348_SPI_BASE (0xfffe0c00) | 252 | #define BCM_6348_SPI_BASE (0xfffe0c00) |
256 | #define BCM_6348_SPI2_BASE (0xdeadbeef) | ||
257 | #define BCM_6348_UDC0_BASE (0xfffe1000) | 253 | #define BCM_6348_UDC0_BASE (0xfffe1000) |
258 | #define BCM_6348_OHCI0_BASE (0xfffe1b00) | 254 | #define BCM_6348_OHCI0_BASE (0xfffe1b00) |
259 | #define BCM_6348_OHCI_PRIV_BASE (0xfffe1c00) | 255 | #define BCM_6348_OHCI_PRIV_BASE (0xfffe1c00) |
@@ -294,7 +290,6 @@ enum bcm63xx_regs_set { | |||
294 | #define BCM_6358_UART1_BASE (0xfffe0120) | 290 | #define BCM_6358_UART1_BASE (0xfffe0120) |
295 | #define BCM_6358_GPIO_BASE (0xfffe0080) | 291 | #define BCM_6358_GPIO_BASE (0xfffe0080) |
296 | #define BCM_6358_SPI_BASE (0xfffe0800) | 292 | #define BCM_6358_SPI_BASE (0xfffe0800) |
297 | #define BCM_6358_SPI2_BASE (0xfffe0800) | ||
298 | #define BCM_6358_UDC0_BASE (0xfffe0800) | 293 | #define BCM_6358_UDC0_BASE (0xfffe0800) |
299 | #define BCM_6358_OHCI0_BASE (0xfffe1400) | 294 | #define BCM_6358_OHCI0_BASE (0xfffe1400) |
300 | #define BCM_6358_OHCI_PRIV_BASE (0xdeadbeef) | 295 | #define BCM_6358_OHCI_PRIV_BASE (0xdeadbeef) |
@@ -335,8 +330,7 @@ enum bcm63xx_regs_set { | |||
335 | #define BCM_6368_UART0_BASE (0xb0000100) | 330 | #define BCM_6368_UART0_BASE (0xb0000100) |
336 | #define BCM_6368_UART1_BASE (0xb0000120) | 331 | #define BCM_6368_UART1_BASE (0xb0000120) |
337 | #define BCM_6368_GPIO_BASE (0xb0000080) | 332 | #define BCM_6368_GPIO_BASE (0xb0000080) |
338 | #define BCM_6368_SPI_BASE (0xdeadbeef) | 333 | #define BCM_6368_SPI_BASE (0xb0000800) |
339 | #define BCM_6368_SPI2_BASE (0xb0000800) | ||
340 | #define BCM_6368_UDC0_BASE (0xdeadbeef) | 334 | #define BCM_6368_UDC0_BASE (0xdeadbeef) |
341 | #define BCM_6368_OHCI0_BASE (0xb0001600) | 335 | #define BCM_6368_OHCI0_BASE (0xb0001600) |
342 | #define BCM_6368_OHCI_PRIV_BASE (0xdeadbeef) | 336 | #define BCM_6368_OHCI_PRIV_BASE (0xdeadbeef) |
@@ -383,7 +377,6 @@ extern const unsigned long *bcm63xx_regs_base; | |||
383 | __GEN_RSET_BASE(__cpu, UART1) \ | 377 | __GEN_RSET_BASE(__cpu, UART1) \ |
384 | __GEN_RSET_BASE(__cpu, GPIO) \ | 378 | __GEN_RSET_BASE(__cpu, GPIO) \ |
385 | __GEN_RSET_BASE(__cpu, SPI) \ | 379 | __GEN_RSET_BASE(__cpu, SPI) \ |
386 | __GEN_RSET_BASE(__cpu, SPI2) \ | ||
387 | __GEN_RSET_BASE(__cpu, UDC0) \ | 380 | __GEN_RSET_BASE(__cpu, UDC0) \ |
388 | __GEN_RSET_BASE(__cpu, OHCI0) \ | 381 | __GEN_RSET_BASE(__cpu, OHCI0) \ |
389 | __GEN_RSET_BASE(__cpu, OHCI_PRIV) \ | 382 | __GEN_RSET_BASE(__cpu, OHCI_PRIV) \ |
@@ -422,7 +415,6 @@ extern const unsigned long *bcm63xx_regs_base; | |||
422 | [RSET_UART1] = BCM_## __cpu ##_UART1_BASE, \ | 415 | [RSET_UART1] = BCM_## __cpu ##_UART1_BASE, \ |
423 | [RSET_GPIO] = BCM_## __cpu ##_GPIO_BASE, \ | 416 | [RSET_GPIO] = BCM_## __cpu ##_GPIO_BASE, \ |
424 | [RSET_SPI] = BCM_## __cpu ##_SPI_BASE, \ | 417 | [RSET_SPI] = BCM_## __cpu ##_SPI_BASE, \ |
425 | [RSET_SPI2] = BCM_## __cpu ##_SPI2_BASE, \ | ||
426 | [RSET_UDC0] = BCM_## __cpu ##_UDC0_BASE, \ | 418 | [RSET_UDC0] = BCM_## __cpu ##_UDC0_BASE, \ |
427 | [RSET_OHCI0] = BCM_## __cpu ##_OHCI0_BASE, \ | 419 | [RSET_OHCI0] = BCM_## __cpu ##_OHCI0_BASE, \ |
428 | [RSET_OHCI_PRIV] = BCM_## __cpu ##_OHCI_PRIV_BASE, \ | 420 | [RSET_OHCI_PRIV] = BCM_## __cpu ##_OHCI_PRIV_BASE, \ |