aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/cavium-octeon
diff options
context:
space:
mode:
authorDavid Daney <david.daney@cavium.com>2013-05-22 16:46:44 -0400
committerRalf Baechle <ralf@linux-mips.org>2013-06-10 12:01:25 -0400
commit0ec315121c8391a14bbeb5eecc146c470dfc00cb (patch)
tree4450a34838c9066a1fa6e31303e9919305c14b90 /arch/mips/cavium-octeon
parent02a49d5144c58a2b9826946934533a7a9f28c2ec (diff)
MIPS: OCTEON: Get rid of CONFIG_CAVIUM_OCTEON_HW_FIX_UNALIGNED
When you turn it off, the kernel is unusable, so get rid of the option and always allow unaligned access. The Octeon specific memcpy intentionally does unaligned accesses and it must not fault. Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/5303/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch/mips/cavium-octeon')
-rw-r--r--arch/mips/cavium-octeon/Kconfig11
1 files changed, 0 insertions, 11 deletions
diff --git a/arch/mips/cavium-octeon/Kconfig b/arch/mips/cavium-octeon/Kconfig
index a12444a5f1b5..227705d9d5ae 100644
--- a/arch/mips/cavium-octeon/Kconfig
+++ b/arch/mips/cavium-octeon/Kconfig
@@ -23,17 +23,6 @@ config CAVIUM_OCTEON_2ND_KERNEL
23 with this option to be run at the same time as one built without this 23 with this option to be run at the same time as one built without this
24 option. 24 option.
25 25
26config CAVIUM_OCTEON_HW_FIX_UNALIGNED
27 bool "Enable hardware fixups of unaligned loads and stores"
28 default "y"
29 help
30 Configure the Octeon hardware to automatically fix unaligned loads
31 and stores. Normally unaligned accesses are fixed using a kernel
32 exception handler. This option enables the hardware automatic fixups,
33 which requires only an extra 3 cycles. Disable this option if you
34 are running code that relies on address exceptions on unaligned
35 accesses.
36
37config CAVIUM_OCTEON_CVMSEG_SIZE 26config CAVIUM_OCTEON_CVMSEG_SIZE
38 int "Number of L1 cache lines reserved for CVMSEG memory" 27 int "Number of L1 cache lines reserved for CVMSEG memory"
39 range 0 54 28 range 0 54