diff options
author | Ralf Baechle <ralf@linux-mips.org> | 2007-11-02 21:01:37 -0400 |
---|---|---|
committer | Ralf Baechle <ralf@linux-mips.org> | 2007-11-15 18:21:48 -0500 |
commit | a754f70886ebcc7fda3d18a828e0e54e3ffc86d9 (patch) | |
tree | c070ecad253f24e32cb8036e6f720e0dbdcf23b6 /arch/m32r | |
parent | 99fee6d7e5748d96884667a4628118f7fc130ea0 (diff) |
[MIPS] Sibyte: resurrect old cache hack.
The recent switch of the Sibyte SOCs from the processor specific cache
managment code in c-sb1.c to c-r4k.c lost this old hack
[MIPS] Hack for SB1 cache issues
Removing flush_icache_page a while ago broke SB1 which was using an empty
flush_data_cache_page function. This glues things well enough so a more
efficient but also more intrusive solution can be found later.
Signed-Off-By: Thiemo Seufer <ths@networkno.de>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
in the hope it was no longer needed. As it turns it still is so resurrect
it until there is a better solution.
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch/m32r')
0 files changed, 0 insertions, 0 deletions